← Back to Patent Explorer
US4881120A Expired / Lapsed US ⏱️ 0.0 years remaining

Conductive modulated MOSFET

Assignee: Toshiba Corp
•
Filing: 1987-11-04
•
Granted: 1989-11-14
•
Expires: 2007-11-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A conductivity modulated MOSFET, having a semiconductor substrate of a first conductivity type, a semiconductor layer of a second conductivity type formed on the semiconductor substrate and having a high resistance, a base layer of the first conductivity type formed in the semiconductor layer, a source layer of the second conductivity type formed in the base layer, a gate electrode formed on a gate insulating film which is formed on a channel region, the channel region being formed in a surface of the base layer between the semiconductor layer and the source layer, a source electrode ohmic-contacting the source layer and the base layer, and a drain electrode formed on the surface of the semiconductor substrate opposite to the semiconductor layer, characterized in that the conductivity modulated MOSFET has a saturation current smaller than a latch-up current when a predetermined gate voltage is applied to the gate electrode.

Inventors

  • 👤 Akio Nakagawa
  • 👤 Hiromichi Ohashi
  • 👤 Yoshihiro Yamaguchi
  • 👤 Kiminori Watanabe
  • 👤 Thuneo Thukakoshi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 13:29
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/17; H10D62/393; H10D12/00; H10D12/411; H10D12/415; H10D12/441; H10D62/102; H10D62/103; H10D62/105; H10D62/106; H10D62/124; H10D62/126; H10D62/127

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 300 words
A conductivity modulated metal oxide semiconductor field effect transistor, comprising: a first conductivity type region having a first surface; a high resistance semiconductor region of a second conductivity type having a second surface; a second conductivity type region provided between said first conductivity type region and said high resistance semiconductor region and having an impurity concentration higher than that of said high resistance semiconductor region; a base region of the first conductivity type which is formed in the second surface of said high resistance semiconductor region; a source region of the second conductivity type which is formed in said base region; a gate electrode formed at least on a gate insulating film which is formed on a channel region formed in said base region between said high resistance semiconductor region and said source region; a source electrode ohmic-contacting said source and base regions; and a drain electrode formed on said first surface of the first conductivity type region; wherein when a total channel width within a unit area (1 cm 2 ) of an active region is W(μm), an area of said high resistance semiconductor region which is formed beneath said gate electrode and is in direct contact with the gate insulating film within said unit area of the active region is SG(μm 2 ), a perimeter of said base region in contact with the high resistance semiconductor region, i.e., the perimeter of SG, within the 1 cm 2 unit area of the active region, in μm, is T(μm), a channel length is l(μm) and a thickness of said gate insulating film is d(μm), a condition (W·SG)/(T·l·d)<1.46×10 8 is satisfied; and wherein said active region is defined as a region including the base and source regions contacting the source electrode and the high resistance semiconductor region under the gate electrode.
Claim 2
Dependent Claim 300 words
A conductivity modulated metal oxide semiconductor field effect transistor, comprising: a first conductivity type region having a first surface; a high resistance semiconductor region of a second conductivity type having a second surface; a second conductivity type region provided between said first conductivity type region and said high resistance semiconductor region and having an impurity concentration higher than that of said high resistance semiconductor region; a base region of the first conductivity type which is formed in the second surface of said high resistance semiconductor region; a source region of the second conductivity type which is formed in said base region; a gate electrode formed at least on a gate insulating film which is formed on a channel region formed in said base region between said high resistance semiconductor region and said source region; a source electrode ohmic-contacting said source and base regions; and a drain electrode formed on said first surface of the first conductivity type region; wherein when a total channel width within a unit area (1 cm 2 ) of an active region is W(μm), an area of said high resistance semiconductor region which is formed beneath said gate electrode and is in direct contact with the gate insulating film within said unit area of the active region is SG(μm 2 ), a perimeter of said base region in contact with the high resistance semiconductor region, i.e., the perimeter of SG, within the 1 cm 2 unit area of the active region, in μm, is T(μm), a channel length is l(μm) and a thickness of said gate insulating film is d(μm), a condition (W·SG)/(T·l·d)<1.46×10 8 is satisfied; and wherein said active region is defined as a region including the base and source regions contacting the source electrode and the high resistance semiconductor region under the gate electrode.
Claim 3
Dependent Claim 24 words
The transistor according to claim 1, wherein portions of said high resistance semiconductor region are surrounded by said base region to constitute island regions.
Claim 4
Dependent Claim 14 words
The transistor according to claim 3, wherein peripheries of said portions have rectangular shapes.
Claim 5
Dependent Claim 42 words
The transistor according to claim 1, wherein said gate electrode comprises a polycrystalline silicon film and a metal film formed on a portion of said polycrystalline silicon film, said base region of the first conductivity type being formed under said metal film.
Claim 6
Dependent Claim 26 words
The transistor according to claim 1, wherein a lifetime killer is introduced in said high resistance semiconductor region to decrease a saturation current of said transistor.
Claim 7
Dependent Claim 24 words
The transistor according to claim 5, wherein portions of said high resistance semiconductor region are surrounded by said base region to constitute island regions.
Claim 8
Dependent Claim 14 words
The transistor according to claim 6, wherein peripheries of said portions have rectangular shapes.
Claim 9
Dependent Claim 42 words
The transistor according to claim 1, wherein said gate electrode comprises a polycrystalline silicon film and a metal film formed on a portions of said polycrystalline silicon film, said base region of the first conductivity type being formed under said metal film.
Claim 10
Dependent Claim 20 words
The transistor according to claim 5, wherein said channel region comprises a plurality of sections arranged orderly at regular intervals.
Claim 11
Dependent Claim 40 words
The transistor according to claim 9, comprising: a plurality of regions having an impurity concentration higher than that of said plurality of sections of said channel region, one of said plurality of regions being arranged between adjacent of said sections.
Claim 12
Dependent Claim 20 words
The transistor according to claim 1, wherein said channel region comprises a plurality of sections arranged orderly at regular intervals.
Claim 13
Dependent Claim 40 words
The transistor according to claim 11, comprising: a plurality of regions having an impurity concentration higher than that of said plurality of sections of said channel region, one of said plurality of regions being arranged between adjacent of said sections.
Claim 14
Dependent Claim 12 words
The transistor according to claim 1, wherein condition (W·SG)/(T·l·d)<1.1×10 8 is satisfied.

References Cited (Backward Citations)

US4072975A Cited
US4364073A Cited
US4589004A Cited
JPS5897866A Cited
US4689647A Cited
US4680604A Cited
US4672407A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-11-13 1993-05-15 1993-11-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-11-13 1997-05-15 1997-11-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-11-13 2001-05-15 2001-11-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag