← Back to Patent Explorer
US4918685A Expired / Lapsed US ⏱️ 0.0 years remaining

Transceiver arrangement for full-duplex data transmission comprising an echo canceller and provisions for testing the arrangement

Assignee: Nokia Bell Labs
•
Filing: 1988-07-15
•
Granted: 1990-04-17
•
Expires: 2008-07-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A transceiver arrangement for full-duplex data transmission over a two-wire circuit (6) comprises a transmitter part (1-4), a receiver part (7, 8, 11-15), a hybrid junction (5) to interconnect the transmitter and receiver parts and the two-wire circuit (6), and an echo canceller 9 whose input is connected to the transmitter part and whose output is connected to the receiver part, the arrangement further comprising switching means (S 1 ) enabled in a test mode for disconnecting the receiver part (7, 8, 11-15) from the two-wire circuit (6). With a single test the proper functioning of the transmitter and receiver parts of the arrangement as well as that of the echo canceller (9) can be checked, because the arrangement also comprises switching means (S 2 ) enabled in a test mode for disconnecting the input of the echo canceller (9) from the transmitter part (1-4) and for connecting it to a data signal source (16) arranged for generating a data signal that is substantially uncorrelated with the transmitter signal.

Inventors

  • 👤 Simon J. M. Tol
  • 👤 Kornelis J. Wouda

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 19:11
CPC Classifications
H; H04; H04B; H04B3/00; H04B3/02; H04B3/20; H04B3/23; H04B3/235; H04B1/00; H04B1/38; H04B1/40; H04B1/50; H04B1/52; H04B1/525; H04L; H04L1/00; H04L1/24; H04L1/242; H04L1/243; H04B3/238

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 126 words
A transceiver arrangement for full-duplex data transmission over a two-wire circuit, said arrangement comprising a transmitter part, a receiver part, a hybrid junction connecting the transmitter and receiver parts to the two-wire circuit, and an echo canceller whose input is connected to the transmitter part and whose output is connected to the receiver part, the hybrid junction comprising first switching means enabled in a test mode for disconnecting the receiver part from the two wire circuit, characterized in that the arrangement also comprises second switching means enabled in the test mode for disconnecting the input of the echo canceller from the transmitter part and for connecting it to a data signal source arranged for generating a data signal that is substantially uncorrelated with the transmitter signal.
Claim 2
Dependent Claim 126 words
A transceiver arrangement for full-duplex data transmission over a two-wire circuit, said arrangement comprising a transmitter part, a receiver part, a hybrid junction connecting the transmitter and receiver parts to the two-wire circuit, and an echo canceller whose input is connected to the transmitter part and whose output is connected to the receiver part, the hybrid junction comprising first switching means enabled in a test mode for disconnecting the receiver part from the two wire circuit, characterized in that the arrangement also comprises second switching means enabled in the test mode for disconnecting the input of the echo canceller from the transmitter part and for connecting it to a data signal source arranged for generating a data signal that is substantially uncorrelated with the transmitter signal.
Claim 3
Dependent Claim 72 words
A transceiver arrangement as claimed in claim 1, in which the echo canceller contains an input shift register for storing a predetermined number of consecutive transmit data symbols used for producing an echo cancelling signal, characterized in that the echo canceller comprises a feedback loop having modulo-2 adder means for generating a maximum-length sequence of data symbols and third switching means for activating the modulo-2 feedback loop only in a test mode.
Claim 4
Dependent Claim 45 words
A test arrangement as claimed in claim 1, characterized in that the data signal source comprises a shift register having a plurality of stages, the input of the shift register in the test mode being connected to the transmitter part through the second switching means.

References Cited (Backward Citations)

US4352962A Cited
US4615025A Cited
US4769808A Cited
US4825459A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-04-16 1993-10-16 1994-04-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-04-16 1997-10-16 1998-04-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-04-16 2001-10-16 2002-04-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag