US4922134A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Testable redundancy decoder of an integrated semiconductor memory
Assignee: Siemens AG
•
Filing: 1989-02-10
•
Granted: 1990-05-01
•
Expires: 2009-02-10
Abstract
Abstract A redundancy decoder of an integrated semiconductor memory having a plurality of decoder stages containing a switching transistor and a separable connection having respective conditions in which the separable connection is severed and intact, as well as at least one charging transistor, comprising, in each of the decoder stages, an addressing circuit connected to and between the switching transistor and the separable connection of the respective decoder stages, the addressing circuit being electrically simulatable when the respective separable connection is in the intact condition thereof.
Inventors
- 👤 Kurt Hoffmann
- 👤 Oskar Kowarik
- 👤 Rainer Kraus
- 👤 Bernhard Lustig
- 👤 Hans-Dieter Oberle
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 14:19
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C29/00; G11C29/70; G11C29/78; G11C29/785
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
93 words
A redundancy decoder of an integrated semiconductor memory having a plurality of decoder stages containing a switching transistor and a separable connection having respective conditionns inn which the separable connection is severed and intact, as well as at least one charging transistor, comprising, in each of the decoder stages, an addressing circuit connected to and between the switching transistor and the separable connection of the respective decoder stages, said severed condition of said separable connection being electrically simulatable by said addressing circuit when the respective separable connection is in the intact condition thereof.
Claim 2
Dependent Claim
93 words
A redundancy decoder of an integrated semiconductor memory having a plurality of decoder stages containing a switching transistor and a separable connection having respective conditionns inn which the separable connection is severed and intact, as well as at least one charging transistor, comprising, in each of the decoder stages, an addressing circuit connected to and between the switching transistor and the separable connection of the respective decoder stages, said severed condition of said separable connection being electrically simulatable by said addressing circuit when the respective separable connection is in the intact condition thereof.
Claim 3
Dependent Claim
56 words
A redundancy decoder according to claim 1, wherein said addressing circuit contains a memory circuit having a memory function introducible by an address signal assigned to the respective decoder stage as well as by control signals, said memory circuit having an output for output signals controlling the simulation of the condition of the severed separable connection.
Claim 4
Dependent Claim
22 words
A redundancy decoder according to claim 2, including a control transistor connected to said memory circuit for providing said address signal thereto.
Claim 5
Dependent Claim
16 words
A redundancy decoder according to claim 2, wherein said memory circuit is a bistable flip-flop circuit.
Claim 6
Dependent Claim
16 words
A redundancy decoder according to 4, wherein said bistable flip-flop circuit is of the RS type.
Claim 7
Dependent Claim
16 words
A redundancy decoder according to 4, wherein said bistable flip-flop circuit is of the RS type.
Claim 8
Dependent Claim
39 words
A redundancy decoder according to claim 1, wherein the semiconductor memory has a supply potential applied thereto, and said addressing circuit contains a memory circuit having a memory function introducible by said supply potential for controlling said addressing circuit.
Claim 9
Dependent Claim
39 words
A redundancy decoder according to claim 1 wherein the semiconductor memory has a reference potential applied thereto, and said addressing circuit contains a memory circuit having a memory function introducible by said reference potential for controlling said addressing circuit.
Claim 10
Dependent Claim
32 words
A redundancy decoder according to claim 1, wherein said addressing circuit contains a memory circuit, and including a redundancy transistor connecting said memory circuit to said switching transistor and said separable connection.
References Cited (Backward Citations)
US3755791A
Cited
US4055754A
Cited
US4104735A
Cited
US4458338A
Cited
US4546455A
Cited
US4620116A
Cited
US4538247A
Cited
US4672240A
Cited
US4588907A
Cited
US4651030A
Cited
US4737935A
Cited
US4742490A
Cited
US4748597A
Cited
US4714839A
Cited
US4847810A
Cited
US4791319A
Cited
US4689494A
Cited
US4855621A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-04-30 | 1993-10-30 | 1994-05-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-04-30 | 1997-10-30 | 1998-05-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-04-30 | 2001-10-30 | 2002-05-01 | $7700.00 | Window Closed / Lapsed |