US4939690A — Electrically erasable programmable read-only memo…

Claim 1

Independent Claim 113 words

A nonvolatile dynamic semiconductor memory device comprising: (a) a semiconductive substrate; (b) parallel bit lines provided above said substrate; (c) rewritable memory cells connected to said bit lines, said memory cells comprising NAND cell blocks each of which has a series array of memory cell transistors, each of said memory cell transistors having a floating gate and a control gate; and (d) threshold adjusting means for carrying out an auxiliary write operation on all of said memory cells before erasing data stored in said memory cells simultaneously during a erase mode of said memory device, thereby suppressing or avoiding undesirable incremental variation of a threshold value of each of said memory cell transistors.

Claim 2

Dependent Claim 113 words

A nonvolatile dynamic semiconductor memory device comprising: (a) a semiconductive substrate; (b) parallel bit lines provided above said substrate; (c) rewritable memory cells connected to said bit lines, said memory cells comprising NAND cell blocks each of which has a series array of memory cell transistors, each of said memory cell transistors having a floating gate and a control gate; and (d) threshold adjusting means for carrying out an auxiliary write operation on all of said memory cells before erasing data stored in said memory cells simultaneously during a erase mode of said memory device, thereby suppressing or avoiding undesirable incremental variation of a threshold value of each of said memory cell transistors.

Claim 3

Dependent Claim 85 words

The device according to claim 1, wherein, when a cell block including a selected memory cell is specified and data rewrite operation is repeatedly performed on said selected memory cell, said threshold adjusting means carries out the auxiliary write operation on all of said memory cells in said specified cell block in sequence, whereby charges are discharged from charge accumulation layers of said memory cells into said substrate so that the threshold values of said memory cell transistors are kept at a fixed potential level.

Claim 4

Dependent Claim 75 words

The device according to claim 2, wherein said threshold adjusting means carries out the auxiliary write operation on a first specific memory cell first, among said memory cells in said specified cell block, which is most distant from a corresponding bit line associated with said specified cell block, subsequently on memory cells adjacent to said first specific memory cell and lastly on a second specific memory cell which is nearest to said corresponding bit line.

Claim 5

Dependent Claim 72 words

The device according to claim 2, wherein said threshold adjusting means carries out the auxiliary writing into a first specific memory cell first, among said memory cells in said specified cell block, which is nearest to a corresponding bit line associated with said specified cell block, subsequently memory cells adjacent to said first specific memory cell and lastly a second specific memory cell which is most distant from said corresponding bit line.

Claim 6

Dependent Claim 44 words

The device according to claim 2, wherein each of said memory cell transistors has heavily-doped semiconductive layers formed in said substrate and lightly-doped semiconductive layers surrounding said heavily-doped semiconductive layers, each of said layers having a conductivity type opposite to that of said substrate.

Claim 7

Dependent Claim 157 words

A nonvolatile dynamic semiconductor memory device comprising: (a) a semiconductive substrate; (b) parallel bit lines formed over said substrate; (c) rewritable memory cells connected to said bit lines, said memory cells comprising NAND cell blocks each of which has a series array of memory cell transistors, each of said memory cell transistors having a charge accumulation layer and a control gate; and (d) simultaneous erase means for simultaneously erasing all of said memory cells by applying such a high potential as corresponds to a "H" level potential to control gates of all of said memory cells and such a low potential as corresponds to a "L" level potential to said bit lines during a data erase mode of said device, said simultaneous erase means comprising threshold reset means for initializing threshold values of said memory cells by removing charges from charge accumulation layers of all of said memory cells before said memory cells are all erased simultaneously.

Claim 8

Dependent Claim 157 words

A nonvolatile dynamic semiconductor memory device comprising: (a) a semiconductive substrate; (b) parallel bit lines formed over said substrate; (c) rewritable memory cells connected to said bit lines, said memory cells comprising NAND cell blocks each of which has a series array of memory cell transistors, each of said memory cell transistors having a charge accumulation layer and a control gate; and (d) simultaneous erase means for simultaneously erasing all of said memory cells by applying such a high potential as corresponds to a "H" level potential to control gates of all of said memory cells and such a low potential as corresponds to a "L" level potential to said bit lines during a data erase mode of said device, said simultaneous erase means comprising threshold reset means for initializing threshold values of said memory cells by removing charges from charge accumulation layers of all of said memory cells before said memory cells are all erased simultaneously.

Claim 9

Dependent Claim 26 words

The device according to claim 6, wherein said threshold reset means initializes said series-arrayed memory cell transistors in each of said NAND cell blocks in sequence.

Claim 10

Dependent Claim 34 words

The device according to claim 7, wherein said threshold reset means initializes the threshold values of said memory cells by tunneling electrons accumulated at charge accumulation layers of said memory cells into said substrate.

Claim 11

Dependent Claim 219 words

An erasable programmable read-only memory device comprising: (a) a semiconductive substrate; (b) parallel bit lines provided above said substrate; (c)parallel word lines formed over said substrate to intersect said bit lines; (d) double-gate field effect transistors serving as memory cells and provided at intersections of said bit lines and said word lines, said transistors including a cell array which has a series-circuit of cell transistors constituting a NAND cell block, each of said cell transistors having an electrically floating gate layer serving as a charge accumulation layer and a control gate layer connected to a corresponding word line; and (e) erase means for performing a simultaneous erase operation to simultaneously erase all of said memory cells included in said NAND cell block by applying such a high voltage as corresponds to a "H" level to said word lines connected to control gate layers of all of said cell transistors included in said NAND cell block, said erase means comprising auxiliary writing means for temporarily writing data into said memory cells in said NAND cell block in a predetermined sequence prior to the simultaneous erase operation by discharging electrons from charge accumulation layers of said memory cells into said substrate, so that threshold values of said memory cells in said NAND cell block are kept at a fixed potential level.

Claim 12

Dependent Claim 219 words

An erasable programmable read-only memory device comprising: (a) a semiconductive substrate; (b) parallel bit lines provided above said substrate; (c)parallel word lines formed over said substrate to intersect said bit lines; (d) double-gate field effect transistors serving as memory cells and provided at intersections of said bit lines and said word lines, said transistors including a cell array which has a series-circuit of cell transistors constituting a NAND cell block, each of said cell transistors having an electrically floating gate layer serving as a charge accumulation layer and a control gate layer connected to a corresponding word line; and (e) erase means for performing a simultaneous erase operation to simultaneously erase all of said memory cells included in said NAND cell block by applying such a high voltage as corresponds to a "H" level to said word lines connected to control gate layers of all of said cell transistors included in said NAND cell block, said erase means comprising auxiliary writing means for temporarily writing data into said memory cells in said NAND cell block in a predetermined sequence prior to the simultaneous erase operation by discharging electrons from charge accumulation layers of said memory cells into said substrate, so that threshold values of said memory cells in said NAND cell block are kept at a fixed potential level.

Claim 13

Dependent Claim 77 words

The device according to claim 9, wherein said auxiliary writing means comprises: voltage supply means for applying, when a memory cell in said NAND cell block is subjected to the auxiliary write operation, a "L" level potential to said control gate layer of said memory cell, a "H" level potential to control gate layers of the remaining memory cells in said NAND cell block and a voltage corresponding to logic "1" data to said corresponding bit line.

Claim 14

Dependent Claim 78 words

The device according to claim 10, wherein said NAND cell block includes a field effect transistor with a gate layer, serving as a first selection transistor for selectively connecting said NAND cell block at its one end to a corresponding bit line associated therewith; and wherein said voltage supply means renders said first selection transistor conductive at the time of the auxiliary write operation so as to electrically connect said NAND cell block to said corresponding bit line.

Claim 15

Dependent Claim 70 words

The device according to claim 11, wherein said NAND cell block includes a field effect transistor with a gate layer, serving as a second selection transistor for selectively connecting said NAND cell block at the one end thereof to a substrate potential, said second selection transistor being rendered nonconductive when the simultaneous erase operation is carried out, so as to electrically disconnect said NAND cell block from said substrate potential.

Claim 16

Dependent Claim 41 words

The device according to claim 12, wherein said charge accumulation layer comprises a floating gate and wherein a coupling capacitance between said floating gate and said substrate is smaller than a coupling capacitance between said floating gate and said control gate.

Claim 17

Dependent Claim 68 words

The device according to claim 12, wherein said auxiliary writing means carries out the auxiliary write operation on said memory cells in said NAND cell block sequentially in such a manner that the auxiliary write operation starts with a memory cell adjacent to said second selection transistor among said memory cells in said NAND cell block and ends with a memory cell adjacent to said first selection transistor.

Claim 18

Dependent Claim 68 words

The device according to claim 12, wherein said auxiliary writing means carries out the auxiliary write operation on said memory cells in said NAND cell block sequentially in such a manner that the auxiliary write operation starts with a memory cell adjacent to said first selection transistor among said memory cells in said NAND cell block and ends with a memory cell adjacent to said second selection transistor.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1993-07-02	1994-01-01	1994-07-03	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1997-07-02	1998-01-01	1998-07-03	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2001-07-02	2002-01-01	2002-07-03	$7700.00	Window Closed / Lapsed

Electrically erasable programmable read-only memory with NAND cell structure that suppresses memory cell threshold voltage variation

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag