← Back to Patent Explorer
US4949234A Expired / Lapsed US ⏱️ 0.0 years remaining

High efficiency power factor correction circuit

Assignee: Individual
•
Filing: 1989-04-17
•
Granted: 1990-08-14
•
Expires: 2009-04-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The power factor correction circuit can deliver a high output power, high efficiency and high power factor. AC, e.g. line, voltage is converted into DC voltage. The high power and high efficiency are achieved by using diodes as only semiconductor devices conducting higher average currents. The correction circuit has an input and output. A rectifier network is coupled to the input for providing a pair of rectified signals. One rectified signal is applied to the output. A capacitor stores a DC voltage. A charging circuit selectively applies the other rectified signal to the capacitor. A diode applies the DC voltage to the output. A sinusoidal input current can be obtained. Inrush and surge currents are eliminated.

Inventors

  • 👤 Zdzislaw Gulczynski

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 05:02
CPC Classifications
H; H02; H02M; H02M1/00; H02M1/42; H02M1/4208; Y; Y02; Y02B; Y02B70/00; Y02B70/10; Y02P; Y02P80/00; Y02P80/10

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 66 words
Switching apparatus having input and output, comprising: a rectifying means coupled to the input for providing a first and second rectified signals, wherein the second rectified signal is applied to the output; a capacitive means for storing a DC voltage; a charging means for selectively applying the first rectified signal to the capacitive means; and a diode means for applying the DC voltage to the output.
Claim 2
Dependent Claim 66 words
Switching apparatus having input and output, comprising: a rectifying means coupled to the input for providing a first and second rectified signals, wherein the second rectified signal is applied to the output; a capacitive means for storing a DC voltage; a charging means for selectively applying the first rectified signal to the capacitive means; and a diode means for applying the DC voltage to the output.
Claim 3
Dependent Claim 13 words
Apparatus of claim 1 wherein the rectifying means includes a full wave rectifier.
Claim 4
Dependent Claim 25 words
Apparatus of claim 1 wherein the rectifying means includes a second diode means coupled to the first rectified signal for providing the second rectified signal.
Claim 5
Dependent Claim 24 words
Apparatus of claim 1 wherein the first rectifying means includes a second diode means coupled to the input for providing the first rectified signal.
Claim 6
Dependent Claim 12 words
Apparatus of claim 1 wherein the charging means includes an unidirectional switch.
Claim 7
Dependent Claim 11 words
Apparatus of claim 5 wherein the unidirectional switch is a thyristor.
Claim 8
Dependent Claim 18 words
Apparatus of claim 1 wherein the charging means includes a series coupled inductive means for attaining a current.
Claim 9
Dependent Claim 51 words
Apparatus of claim 7 wherein the charging means includes: a node; a switching means for selectively applying the first rectified signal to the node; and a second diode means coupled to the node for applying the current to ground, wherein the inductive means is coupled between the node and capacitive means.
Claim 10
Dependent Claim 55 words
Apparatus of claim 7 wherein the charging means includes: a node; a switching means for selectively coupling the node to the capacitive means and ground; and a second diode means coupled to the node for applying the current to the rectifying means, wherein the inductive means is coupled between the first rectified signal and node.
Claim 11
Dependent Claim 27 words
Apparatus of claim 9 wherein the switching means includes a pair of switches coupled to the node and further separately coupled to the capacitive means and ground.

References Cited (Backward Citations)

JPS55102022A Cited
JPS57132766A Cited
JPS5837717A Cited
US4405889A Cited
SU1179498A1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-08-13 1994-02-12 1994-08-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-08-13 1998-02-12 1998-08-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-08-13 2002-02-12 2002-08-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag