US5027373A
Expired / Lapsed
US
⏱️ 0.0 years remaining
N-pi phase/frequency detector
Assignee: Gresham Worldwide Inc
•
Filing: 1989-10-31
•
Granted: 1991-06-25
•
Expires: 2009-10-31
Abstract
Abstract A digital phase/frequency detector circuit in a phase locked loop comprises multiple bistable devices which are clocked up and down respectively by input and references digital signals to generate square waves. The duty ratio corresponds to the phase/frequency difference and sweeps repetitively between minimum and maximum values as the phase/frequency difference changes monotonically. The square waves are combined logically and additively in the output. The output is integrated to obtain an every increasing output over many cycles of the phase/frequency difference until the maximum is reached depending on the number of bistable devices which are used. Added circuitry is used to avoid coincidence problems in the clocking input and reference digital signals, to minimize resultant irregularities, and hold the bistable devices at maximum or minimum, as appropriate, until the direction of phase/frequency difference reverses. At either maximum or minimum a sawtooth waveform exists of one magnitude of value out of many magnitudes of value between maximum and minimum. The many magnitudes depend on the number of bistable devices.
Inventors
- 👤 Steven P. Cok
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 13:53
CPC Classifications
G; G01; G01R; G01R25/00; G01R25/005; H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
160 words
A digital phase/frequency detector circuit for detecting difference in phase or frequency between an input signal and a reference signal, comprising: means for receiving the input and reference signals; means for generating square wave signals having a duty ratio corresponding to a phase or frequency difference between said input and reference signals; means for integrating said square wave signals to provide corresponding sawtooth wave signals, including an up-down counter circuit and a digital-to-analog converter circuit responsive to said counter circuit for generating said sawtooth wave signals; means for combining said sawtooth wave signals to provide a resultant signal when said phase or frequency difference exceeds a predetermined value; means responsive to said resultant signal to provide an output signal representative of said phase or frequency difference including an amplifier circuit responsive to an output of said digital-to-analog converter circuit; and means for establishing an operating point of said detector circuit that is displaced from discontinuities of said sawtooth wave signals.
Claim 2
Dependent Claim
160 words
A digital phase/frequency detector circuit for detecting difference in phase or frequency between an input signal and a reference signal, comprising: means for receiving the input and reference signals; means for generating square wave signals having a duty ratio corresponding to a phase or frequency difference between said input and reference signals; means for integrating said square wave signals to provide corresponding sawtooth wave signals, including an up-down counter circuit and a digital-to-analog converter circuit responsive to said counter circuit for generating said sawtooth wave signals; means for combining said sawtooth wave signals to provide a resultant signal when said phase or frequency difference exceeds a predetermined value; means responsive to said resultant signal to provide an output signal representative of said phase or frequency difference including an amplifier circuit responsive to an output of said digital-to-analog converter circuit; and means for establishing an operating point of said detector circuit that is displaced from discontinuities of said sawtooth wave signals.
Claim 3
Dependent Claim
25 words
The circuit of claim 1, wherein said means for receiving includes first and second divider circuits receiving respectively said input signal and said reference signals.
Claim 4
Dependent Claim
30 words
The circuit of claim 2, including correction circuitry for eliminating discontinuities of the output signal at phase or frequency differences between said input and reference signals of multiples of 2π.
Claim 5
Dependent Claim
89 words
The circuit of claim 3, wherein said correction circuitry includes coincidence detecting means for detecting coincidence between signal transitions at outputs of said first and second divider circuits, a time shifter circuit responsive to said coincidence detecting means for time shifting the signal at an output of one of said first and second divider circuits to cause the output signals of said first and second divider circuits to become non-coincident and make-up circuit means for generating compensating pulses corresponding to said output time shifting by said time shifter circuit.
Claim 6
Dependent Claim
141 words
A digital phase/frequency detector circuit for detecting differences in phase or frequency between an input signal and a reference signal, comprising: means for receiving the input and reference signals; means for generating square wave signals having a duty ratio corresponding to a phase or frequency difference between said input and reference signals; means for integrating said square waves to provide corresponding sawtooth wave signals; means for combining said sawtooth wave signals to provide a resultant signal when said phase or frequency difference exceeds a predetermined value, wherein discontinuities tend to occur in said resultant signal between said sawtooth wave signals; an amplifier circuit responsive to said resultant signal to provide an output signal representative of said phase or frequency difference; and means for establishing an operating point of said detector circuit that is displaced form discontinuities of said sawtooth waveform signals.
Claim 7
Dependent Claim
141 words
A digital phase/frequency detector circuit for detecting differences in phase or frequency between an input signal and a reference signal, comprising: means for receiving the input and reference signals; means for generating square wave signals having a duty ratio corresponding to a phase or frequency difference between said input and reference signals; means for integrating said square waves to provide corresponding sawtooth wave signals; means for combining said sawtooth wave signals to provide a resultant signal when said phase or frequency difference exceeds a predetermined value, wherein discontinuities tend to occur in said resultant signal between said sawtooth wave signals; an amplifier circuit responsive to said resultant signal to provide an output signal representative of said phase or frequency difference; and means for establishing an operating point of said detector circuit that is displaced form discontinuities of said sawtooth waveform signals.
Claim 8
Dependent Claim
31 words
The circuit of claim 5, wherein said means for integrating includes an up-down counter circuit and a digital-to-analog converter circuit responsive to said counter circuit for generating said sawtooth wave signals.
Claim 9
Dependent Claim
159 words
A digital phase/frequency detector circuit for detecting differences in phase or frequency between an input signal and a reference signal, comprising: means for receiving the input and reference signals; means for generating square wave signals having a duty ratio corresponding to a phase or frequency difference between said input and reference signals; means for integrating said square waves to provide corresponding sawtooth wave signals, said integrating means including an up-down counter circuit and a digital-to-analog converter circuit responsive to said counter circuit for generating said sawtooth wave signals; means for combining said sawtooth wave signals to provide a resultant signal when said phase or frequency difference exceeds a predetermined value; means responsive to said resultant signals to provide an output signal representative of said phase or frequency difference; and correction circuitry means controlling said digital-to-analog control circuit for eliminating discontinuities in the output signal at phase or frequency differences between said input and reference signals of multiples of 2π.
Claim 10
Dependent Claim
159 words
A digital phase/frequency detector circuit for detecting differences in phase or frequency between an input signal and a reference signal, comprising: means for receiving the input and reference signals; means for generating square wave signals having a duty ratio corresponding to a phase or frequency difference between said input and reference signals; means for integrating said square waves to provide corresponding sawtooth wave signals, said integrating means including an up-down counter circuit and a digital-to-analog converter circuit responsive to said counter circuit for generating said sawtooth wave signals; means for combining said sawtooth wave signals to provide a resultant signal when said phase or frequency difference exceeds a predetermined value; means responsive to said resultant signals to provide an output signal representative of said phase or frequency difference; and correction circuitry means controlling said digital-to-analog control circuit for eliminating discontinuities in the output signal at phase or frequency differences between said input and reference signals of multiples of 2π.
Claim 11
Dependent Claim
73 words
The circuit of claim 7, wherein said correction circuitry includes coincidence detecting means for detecting coincidence between signal transitions of said input and reference signals, a time shifter circuit responsive to said coincidence detecting means for time shifting one of said input and reference signals to cause said input and reference signals to become non-coincident, and make-up circuit means for generating compensating pulses corresponding to said time shifting by said time shifter circuit.
Claim 12
Dependent Claim
97 words
A digital phase/frequency detector circuit for detecting differences in phase or frequency between an input signal and a reference signal, comprising: an up-down counter circuit responsive to said input and reference signals to up count or down count depending upon the phase or frequency difference between said input and reference signals; a digital-to-analog converter responsive to an output of said up-down counter circuit for generating a converter signal; and correction circuitry controlling said converter for eliminating any discontinuities in the converter signal at phase or frequency differences between said input and reference signals of multiples of 2π.
Claim 13
Dependent Claim
97 words
A digital phase/frequency detector circuit for detecting differences in phase or frequency between an input signal and a reference signal, comprising: an up-down counter circuit responsive to said input and reference signals to up count or down count depending upon the phase or frequency difference between said input and reference signals; a digital-to-analog converter responsive to an output of said up-down counter circuit for generating a converter signal; and correction circuitry controlling said converter for eliminating any discontinuities in the converter signal at phase or frequency differences between said input and reference signals of multiples of 2π.
Claim 14
Dependent Claim
73 words
The circuit of claim 9, wherein said correction circuitry includes coincidence detecting means for detecting coincidence between signal transitions of said input and reference signals, a time shifter circuit responsive to said coincidence detecting means for time shifting one of said input and reference signals to cause the input and reference signals to become non-coincident, and make-up circuit means for generating compensating pulses corresponding to said time shifting by said time shifter circuit.
Claim 15
Dependent Claim
42 words
The circuit of claim 9, including an amplifier circuit responsive to a said converter signal to provide an output signal, and further including means for establishing an operating point of said amplifier circuit that is displaced from discontinuities in said converter signal.
Claim 16
Dependent Claim
101 words
A digital phase/frequency detector circuit for detecting differences in phase or frequency between an input signal and a reference signal, comprising: an up-down counter circuit responsive to said input and reference signals to up count or down count depending upon the phase or frequency difference between said input and reference signals; a digital-to-analog converter responsive to an output of said up-down counter circuit for generating a converter signal; an amplifier circuit responsive to said converter signal for providing an output signal; and means for establishing an operating point of said detector circuit that is displaced from discontinuities in said converter signal.
Claim 17
Dependent Claim
101 words
A digital phase/frequency detector circuit for detecting differences in phase or frequency between an input signal and a reference signal, comprising: an up-down counter circuit responsive to said input and reference signals to up count or down count depending upon the phase or frequency difference between said input and reference signals; a digital-to-analog converter responsive to an output of said up-down counter circuit for generating a converter signal; an amplifier circuit responsive to said converter signal for providing an output signal; and means for establishing an operating point of said detector circuit that is displaced from discontinuities in said converter signal.
Claim 18
Dependent Claim
14 words
The circuit of claim 9, wherein said correction circuitry includes a pulse generating circuit.
References Cited (Backward Citations)
US3657659A
Cited
US3857103A
Cited
US3723889A
Cited
US4052672A
Cited
US4320527A
Cited
US4246497A
Cited
US4357707A
Cited
US4276512A
Cited
US4400817A
Cited
US4371974A
Cited
US4554672A
Cited
US4535461A
Cited
US4546331A
Cited
GB2174855A
Cited
US4868512A
Cited
US4901026A
Cited
US4878231A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-06-24 | 1994-12-24 | 1995-06-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-06-24 | 1998-12-24 | 1999-06-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-06-24 | 2002-12-24 | 2003-06-25 | $7700.00 | Window Closed / Lapsed |