US5028824A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable delay circuit
Assignee: Intersil Corp
•
Filing: 1989-05-05
•
Granted: 1991-07-02
•
Expires: 2009-05-05
Abstract
Abstract A low power programmable delay circuit produces an output pulse having multiple-variable signal characteristics that are independent of power supply functions and wafer processing parameters. The delay circuit employs a timing pulse generator which initiates the generation of a timing pulse in accordance with a prescribed logical combination of an input pulse and a control logic level. The timing pulse generator contains a time constant control circuit that establishes the rate of change of the leading and trailing edges of the timing pulse. The timing pulse is coupled to a Schmitt trigger circuit to produce a pulse having sharply defined leading and trailing edges the times of occurrence of which are determined by the trigger threshold of the Schmitt trigger circuit. This Schitt trigger output pulse is logically combined with the original input signal to produce a programmably delayed output pulse. The Schmitt trigger circuit is preferably comprised of a MOSFET comparator circuit and associated controlled latch voltage reference circuit. The source voltages for each arm of the comparator and those of voltage reference circuit are the logic levels of the digital signals being processed. As a result any fluctuation of the source voltages creates the same differential to both the comparator and the threshold reference networks, so that the Schmitt trigger operates independently of the voltage variation.
Inventors
- 👤 William R. Young
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 18:30
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/13; H03K5/133; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/3565; H03K2005/00013; H03K2005/00078; H03K2005/00097; H03K2005/00123; H03K2005/0013; H03K2005/0015; H03K2005/00195
Claims Analysis
Total Claims: 41
Claim 1
Independent Claim
99 words
A circuit for generating an output pulse at least one characteristic of which is controllably defined relative to an input pulse comprising: a first input to which said input pulse is applied; a second input to which a control input is applied; first means, coupled to said first and second inputs, for producing a first pulse in accordance with said input pulse and said control input; and second means, coupled to said first input and to said first means, for generating an output pulse characteristics of which are established in accordance with said first pulse and said input pulse.
Claim 2
Dependent Claim
99 words
A circuit for generating an output pulse at least one characteristic of which is controllably defined relative to an input pulse comprising: a first input to which said input pulse is applied; a second input to which a control input is applied; first means, coupled to said first and second inputs, for producing a first pulse in accordance with said input pulse and said control input; and second means, coupled to said first input and to said first means, for generating an output pulse characteristics of which are established in accordance with said first pulse and said input pulse.
Claim 3
Dependent Claim
73 words
A circuit according to claim 1, wherein said first means comprises means for generating a timing pulse having a leading edge portion and a trailing edge portion and including means for controlling the time constant of at least one of said leading and trailing edge portions, and means for generating said first pulse in accordance with prescribed characteristics of at least one of the leading and trailing edge portions of said timing pulse.
Claim 4
Dependent Claim
18 words
A circuit according to claim 2, wherein said time constant controlling means includes a controlled current source-capacitor circuit.
Claim 5
Dependent Claim
17 words
A circuit according to claim 2, wherein said time constant controlling means includes an adjustable resistor-capacitor circuit.
Claim 6
Dependent Claim
30 words
A circuit according to claim 2, wherein said first pulse generating means comprises a Schmitt trigger circuit coupled in circuit with said timing pulse generating means and said second means.
Claim 7
Dependent Claim
15 words
A circuit according to claim 2, wherein said circuit is comprised of CMOS circuit components.
Claim 8
Dependent Claim
18 words
A circuit according to claim 5, wherein said time constant controlling means includes a controlled current source-capacitor circuit.
Claim 9
Dependent Claim
17 words
A circuit according to claim 5, wherein said time constant controlling means includes an adjustable resistor-capacitor network.
Claim 10
Dependent Claim
35 words
A circuit according to claim 2, wherein said first means comprises means for logically combining said input pulse and said control input and deriving therefrom a timing pulse having prescribed leading and trailing edge characteristics.
Claim 11
Dependent Claim
32 words
A circuit according to claim 9, wherein said time constant controlling means includes a programmable time constant circuit for setting the characteristics of the leading and trailing edges of said timing pulse.
Claim 12
Dependent Claim
30 words
A circuit according to claim 10, wherein said first pulse generating means comprises a Schmitt trigger circuit coupled in circuit with said timing pulse generating means and said second means.
Claim 13
Dependent Claim
41 words
A circuit according to claim 10, wherein said timing pulse generating means comprises means for coupling a logic level representative voltage to said programmable time constant circuit in accordance with a logically combining of said input pulse and said control input.
Claim 14
Dependent Claim
41 words
A circuit according to claim 2, wherein said timing pulse generating means comprises means for sequentially coupling first and second voltages to said first pulse generating means in accordance with the logical combination of said input pulse and said control input.
Claim 15
Dependent Claim
29 words
A circuit according to claim 13, wherein said time constant controlling means comprises means for controlling the rate of change of the leading and trailing edges said timing pulse.
Claim 16
Dependent Claim
33 words
A circuit according to claim 14, wherein said rate of change controlling means includes a programmable time constant circuit coupled in circuit with said sequentially coupling means and said first pulse generating means.
Claim 17
Dependent Claim
39 words
A circuit according to claim 15, wherein said rate of change controlling means comprises means for controllably applying one of said first and second voltages to said first pulse generating means and effectively bypassing said programmable time constant circuit.
Claim 18
Dependent Claim
50 words
A circuit according to claim 16, wherein said controllably applying means includes a switch coupled between a terminal to which one of said first and second voltages is coupled and said first pulse generating means and controllably enabled by the logical combination of said control input and said input signal.
Claim 19
Dependent Claim
51 words
A circuit according to claim 17, wherein said first means comprises an exclusive operation logic circuit one input of which is coupled to said first input and another input of which is coupled to said second input, and an output of which is coupled to said rate of change controlling means.
Claim 20
Dependent Claim
27 words
A circuit according to claim 2, wherein said second means comprises means for logically combining said first pulse and said input pulse to generate said output pulse.
Claim 21
Dependent Claim
35 words
A circuit according to claim 2, wherein said time constant controlling means comprises means for controlling the rate of change of at least one of the leading and trailing edge portions of said timing pulse.
Claim 22
Dependent Claim
41 words
A circuit according to claim 20, wherein said timing pulse generating means comprises means for sequentially coupling first and second voltages to said first pulse generating means in accordance with the logical combination of said input pulse and said control input.
Claim 23
Dependent Claim
33 words
A circuit according to claim 21, wherein said rate of change controlling means includes a programmable time constant circuit coupling in circuit with said sequentially coupling means and said first pulse generating means.
Claim 24
Dependent Claim
39 words
A circuit according to claim 22, wherein said rate of change controlling means comprises means for controllably applying one of said first and second voltages to said first pulse generating means and effectively bypassing said programmable time constant circuit.
Claim 25
Dependent Claim
15 words
A circuit according to claim 2, wherein said circuit is comprised of CMOS circuit components.
Claim 26
Dependent Claim
128 words
A circuit according to claim 2, wherein said first pulse generating means comprises a comparator circuit having first and second threshold circuit arms intercoupled between first and second comparator inputs and a comparator output, said first comparator input coupled to receive said timing pulse and said second comparator input coupled to receive a reference voltage level for establishing a level at which said timing pulse causes a level at the comparator output to change from a first state to a second state, and means for applying said reference voltage level to said second comparator input in response to a control input and for applying a first voltage to said second comparator input in response to said timing pulse reaching a voltage level corresponding to said reference voltage level.
Claim 27
Dependent Claim
67 words
A circuit according to claim 25, wherein said applying means comprises a voltage divider circuit controllably coupled between first and second voltage sources, and means, responsive to said control input, for causing said voltage divider circuit to be electrically connected in circuit with said first and second voltage sources whereby said voltage divider circuit applies said reference voltage level to said second input of said comparator circuit.
Claim 28
Dependent Claim
32 words
A circuit according to claim 26, wherein each of said first and second intercoupled threshold circuit arms of said comparator circuit are coupled in circuit between said first and second voltage sources.
Claim 29
Dependent Claim
13 words
A circuit according to claim 27, which is comprised of CMOS circuit components.
Claim 30
Dependent Claim
46 words
A circuit according to claim 26, wherein said causing means includes means for interrupting the electrical circuit connection between said voltage divider and said first and second voltage sources in response to the output of said comparator changing from said first state to said second state.
Claim 31
Dependent Claim
59 words
A circuit according to claim 29, further including means for causing the output of said comparator to change from said second state to said first state in response to a prescribed change in the level of said control input, while maintaining the interruption of the electrical circuit connection between said voltage divider and said first and second voltage sources.
Claim 32
Dependent Claim
128 words
A circuit device comprising: a comparator circuit having first and second threshold circuit arms intercoupled between first and second inputs and an output, said first input being coupled to receive an input signal and said second input being coupled to receive a reference voltage level for establishing a level at which said input signal causes a voltage level at said output to change from a first state to a second state; and means for applying said reference voltage level to said second input in response to the output of said comparator and a control input exclusive of the output of said comparator and for applying a first voltage to said second input in response to said input signal reaching a voltage level corresponding to said reference voltage level.
Claim 33
Dependent Claim
128 words
A circuit device comprising: a comparator circuit having first and second threshold circuit arms intercoupled between first and second inputs and an output, said first input being coupled to receive an input signal and said second input being coupled to receive a reference voltage level for establishing a level at which said input signal causes a voltage level at said output to change from a first state to a second state; and means for applying said reference voltage level to said second input in response to the output of said comparator and a control input exclusive of the output of said comparator and for applying a first voltage to said second input in response to said input signal reaching a voltage level corresponding to said reference voltage level.
Claim 34
Dependent Claim
68 words
A circuit device according to claim 31, wherein said applying means comprises a voltage divider circuit controllably coupled between first and second voltage sources, and means, responsive to said control input, for causing said voltage divider circuit to be electrically connected in circuit with said first and second voltage sources, whereby said voltage divider circuit applies said reference voltage level to said second input of said comparator circuit.
Claim 35
Dependent Claim
33 words
A circuit device according to claim 32, wherein each of said first and second intercoupled threshold circuit arms of said comparator circuit are coupled in circuit between said first and second voltage sources.
Claim 36
Dependent Claim
48 words
A circuit device according to claim 32, wherein said causing means includes means for effectively interrupting the electrical circuit connection between said voltage divider and said first and second voltage sources in response to the output of said comparator changing from said first state to said second state.
Claim 37
Dependent Claim
60 words
A circuit device according to claim 34, further including means for causing the output of said comparator to change from said second state to said first state in response to a prescribed change in the level of said control input, while maintaining the interruption of the electrical circuit connection between said voltage divider and said first and second voltage sources.
Claim 38
Dependent Claim
14 words
A circuit device according to claim 35, which is comprised of CMOS circuit components.
Claim 39
Dependent Claim
218 words
An interface circuit comprising: a comparator circuit having first and second complementary field effect transistor inverter circuit arms each being coupled between first and second supply voltage terminals and coupled to an output terminal, said first inverter circuit arm having a first input terminal to which an input signal is applied, and said second inverter circuit arm having a second input terminal to which a reference voltage is applied for establishing a voltage level at which said input signal causes a voltage level at said output terminal to change from a first level to a second level; first means, coupled to said second input terminal of said second inverter circuit arm, for controllably supplying said reference voltage to said second input terminal; and second means, coupled to said comparator circuit and said first means and having a control terminal to which a control signal exclusive of the output of said comparator is applied, for causing a first, operational current flow condition to be established in said comparator circuit and said first means in response to the application of said control signal and, upon the voltage level at said output terminal changing from said first level to said second level, for causing a second, quiescent current flow condition to be established in said comparator circuit and said first means.
Claim 40
Dependent Claim
218 words
An interface circuit comprising: a comparator circuit having first and second complementary field effect transistor inverter circuit arms each being coupled between first and second supply voltage terminals and coupled to an output terminal, said first inverter circuit arm having a first input terminal to which an input signal is applied, and said second inverter circuit arm having a second input terminal to which a reference voltage is applied for establishing a voltage level at which said input signal causes a voltage level at said output terminal to change from a first level to a second level; first means, coupled to said second input terminal of said second inverter circuit arm, for controllably supplying said reference voltage to said second input terminal; and second means, coupled to said comparator circuit and said first means and having a control terminal to which a control signal exclusive of the output of said comparator is applied, for causing a first, operational current flow condition to be established in said comparator circuit and said first means in response to the application of said control signal and, upon the voltage level at said output terminal changing from said first level to said second level, for causing a second, quiescent current flow condition to be established in said comparator circuit and said first means.
Claim 41
Dependent Claim
89 words
An interface circuit according to claim 37, wherein said first means comprises a voltage divider coupled in series with a controlled switching device between said first and second supply voltage terminals, a voltage divider being coupled to said reference terminal and said switching device being coupled to said control terminal, said controlled switching device being rendered conductive by the application of said control signal to said control terminal and non-conductive in response to the voltage level at said output terminal changing from said first level to said second level.
References Cited (Backward Citations)
US3760280A
Cited
US3790821A
Cited
US4039858A
Cited
US4620312A
Cited
US4694208A
Cited
US4754477A
Cited
US4694198A
Cited
US4833346A
Cited
US4812676A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-07-01 | 1994-12-31 | 1995-07-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-07-01 | 1998-12-31 | 1999-07-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-07-01 | 2002-12-31 | 2003-07-02 | $7700.00 | Window Closed / Lapsed |