← Back to Patent Explorer
US5083263A Expired / Lapsed US ⏱️ 0.0 years remaining

BISC with interconnected register ring and selectively operating portion of the ring as a conventional computer

Assignee: Sun Microsystems Inc
•
Filing: 1988-07-28
•
Granted: 1992-01-21
•
Expires: 2008-07-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integer processing unit for a reduced instruction set computer having a plurality of registers arranged in groups referred to as register windows, each window register group including a number of input registers, a similar number of output registers, and a number of local registers, the register window groups being physically arranged so the input registers of each group are the same physical register as the output registers of the next adjacent register window group thereby forming one large interconnected ring of register window groups, an arrangement for designating the register window group presently active, and an arrangement for designating register window groups which are not available for use.

Inventors

  • 👤 William Joy
  • 👤 Robert B. Garner

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 17:12
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/46; G06F9/461; G06F9/462; G06F9/30; G06F9/30098; G06F9/3012; G06F9/30123; G06F9/30127

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 114 words
An integer processing unit for a reduced instruction set computer comprising a plurality of physical registers arranged in groups, each of said register groups comprising a number of input registers, a similar number of output registers, and a number of local registers, said register groups being physically arranged such that the input registers of each group are the same registers as the output registers of the next adjacent register group thereby forming an interconnected ring of register groups, means for designating the register group presently active, and means for selecting individual register groups to operate as a conventional computer by selectively isolating the selected individual register groups from the remainder of the register groups.
Claim 2
Dependent Claim 114 words
An integer processing unit for a reduced instruction set computer comprising a plurality of physical registers arranged in groups, each of said register groups comprising a number of input registers, a similar number of output registers, and a number of local registers, said register groups being physically arranged such that the input registers of each group are the same registers as the output registers of the next adjacent register group thereby forming an interconnected ring of register groups, means for designating the register group presently active, and means for selecting individual register groups to operate as a conventional computer by selectively isolating the selected individual register groups from the remainder of the register groups.
Claim 3
Dependent Claim 79 words
An integer processing unit for a reduced instruction set computer as claimed in claim 1 in which the means for selecting individual register groups to operate as a conventional computer by selectively isolating the selected individual register groups from the remainder of the register groups comprises a register for storing indications of the status of all register groups, and means for disabling register groups adjacent any selected individual register group selectively isolated from the remainder of the register groups.
Claim 4
Dependent Claim 31 words
An integer processing unit for a reduced instruction set computer as claimed in claim 2 further comprising means for activating disabled register window groups to be utilized for handling trap routines.

References Cited (Backward Citations)

US3713096A Cited
US3735362A Cited
US4193121A Cited
US4334305A Cited
US4493020A Cited
US4589087A Cited
US4589065A Cited
US4733346A Cited
US4734852A Cited
US4777588A Cited
US4833640A Cited
US4891753A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-01-20 1995-07-22 1996-01-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-01-20 1999-07-22 2000-01-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-01-20 2003-07-22 2004-01-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag