US5129064A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System and method for simulating the I/O of a processing system
Assignee: International Business Machines Corp
•
Filing: 1990-08-27
•
Granted: 1992-07-07
•
Expires: 2010-08-27
Abstract
Abstract The system and method of this invention allows a simulated processor to receive an interrupt request from I/O devices. A simulated interrupt controller routine determines whether to post an interrupt to the simulated CPU. The simulated interrupt controller routine posts an interrupt to the simulated CPU by updating one byte, which is owned by the simulated interrupt controller, of a two byte halfword. The other byte is owned by the simulated CPU and is updated by the simulated CPU when its internal interrupt enabled state changes. Each byte of the two byte halfword is updated independently, but is loaded by the simulated CPU with only one instruction to determine if an interrupt should be acknowledged. The simulated CPU minimizes the overhead of polling for an interrupt by performing a graph analysis of the instruction flow of control to determine the locations to poll for interrupts. The simulated CPU polls for an interrupt when an instruction transfers control dynamically, once around a loop, and when an instruction changes the interrupt enabled state of the simulated CPU.
Inventors
- 👤 Richard G. Fogg, Jr.
- 👤 Arturo M. de Nicholas
- 👤 John C. O'Quin, III
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 14:11
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/10; G06F13/105
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
189 words
A system of simulating at least one interrupt request, originating from at least one I/O hardware device, comprising: means for simulating a central processing unit capable of recognizing and servicing said I/O interrupt request; means for simulating an interrupt controller and for receiving said interrupt request; a first indicator, in communication with a updatable by said simulated interrupt controller, for indicating the presence of said interrupt request; a second indicator, in communication with and updatable by said simulated processor, for indicating that said simulated processor is enabled to service said interrupt request; means for graphically representing instructions from a program application running on said simulated processor; means for determining when said simulated processor is to poll said first and second indicators by analyzing said graphically represented instructions to find a specific type of said graphically represented instruction that transfers control of said simulated processor to a previously analyzed one of said instructions; and means for inserting a poll indicator into said graphically represented instructions, prior to said specific instructions, that will cause said simulated processor to perform said poll upon encountering said poll indicator during execution of said instructions.
Claim 2
Independent Claim
189 words
A system of simulating at least one interrupt request, originating from at least one I/O hardware device, comprising: means for simulating a central processing unit capable of recognizing and servicing said I/O interrupt request; means for simulating an interrupt controller and for receiving said interrupt request; a first indicator, in communication with a updatable by said simulated interrupt controller, for indicating the presence of said interrupt request; a second indicator, in communication with and updatable by said simulated processor, for indicating that said simulated processor is enabled to service said interrupt request; means for graphically representing instructions from a program application running on said simulated processor; means for determining when said simulated processor is to poll said first and second indicators by analyzing said graphically represented instructions to find a specific type of said graphically represented instruction that transfers control of said simulated processor to a previously analyzed one of said instructions; and means for inserting a poll indicator into said graphically represented instructions, prior to said specific instructions, that will cause said simulated processor to perform said poll upon encountering said poll indicator during execution of said instructions.
Claim 3
Dependent Claim
25 words
A system according to claim 1 wherein said specific instruction transfers control to a next sequential one of said instructions that clears said second indicator.
Claim 4
Independent Claim
214 words
A method of simulating, on an information handling system having a memory, at least one interrupt request, generated by at least one I/O hardware device, such that said interrupt request can be serviced by a simulated processor, said method comprising the steps of: simulating, by said information handling system, a hardware interrupt controller, for receiving said interrupt request; indicating, in a two-byte segment of said memory, by said simulated interrupt controller, the receipt of said interrupt request and by said simulated processor an enabled state of said simulated processor to service said interrupt request; determining, by said simulated processor, when to perform a poll of said two-byte memory segment by graphically representing instructions from a program application running on said simulated processor and analyzing said graphically represented instructions, prior to their execution, to find a specific type of said graphically represented instruction that transfers control of said simulated processor to a previously analyzed one of said instructions; inserting, by said simulated processor, a poll indicator in said graphical representation prior to said specific instructions that will cause said simulated processor to poll said two-byte memory segment; and polling, by said simulated processor, of said two-byte memory segment, upon encountering said poll indicator, for the indication of said interrupt request during execution of said instructions.
Claim 5
Independent Claim
214 words
A method of simulating, on an information handling system having a memory, at least one interrupt request, generated by at least one I/O hardware device, such that said interrupt request can be serviced by a simulated processor, said method comprising the steps of: simulating, by said information handling system, a hardware interrupt controller, for receiving said interrupt request; indicating, in a two-byte segment of said memory, by said simulated interrupt controller, the receipt of said interrupt request and by said simulated processor an enabled state of said simulated processor to service said interrupt request; determining, by said simulated processor, when to perform a poll of said two-byte memory segment by graphically representing instructions from a program application running on said simulated processor and analyzing said graphically represented instructions, prior to their execution, to find a specific type of said graphically represented instruction that transfers control of said simulated processor to a previously analyzed one of said instructions; inserting, by said simulated processor, a poll indicator in said graphical representation prior to said specific instructions that will cause said simulated processor to poll said two-byte memory segment; and polling, by said simulated processor, of said two-byte memory segment, upon encountering said poll indicator, for the indication of said interrupt request during execution of said instructions.
Claim 6
Dependent Claim
41 words
A method according to claim 3 wherein said step of polling occurs when said specific instruction transfers control to a next sequential instruction which clears a portion of said two-byte memory segment that indicates the enabled state of said simulated processor.
References Cited (Backward Citations)
US2907524A
Cited
US4031517A
Cited
US4106091A
Cited
US4400769A
Cited
US4470111A
Cited
US4370709A
Cited
US4438492A
Cited
US4885681A
Cited
EP0168034A2
Cited
US4799148A
Cited
US4975836A
Cited
US4695945A
Cited
US4638423A
Cited
US4812967A
Cited
US4887202A
Cited
US4860190A
Cited
US4930068A
Cited
US4843541A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-07-07 | 1996-01-06 | 1996-07-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-07-07 | 2000-01-06 | 2000-07-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-07-07 | 2004-01-06 | 2004-07-07 | $7700.00 | Window Closed / Lapsed |