← Back to Patent Explorer
US5136366A Expired / Lapsed US ⏱️ 0.0 years remaining

Overmolded semiconductor package with anchoring means

Assignee: NXP USA Inc
•
Filing: 1990-11-05
•
Granted: 1992-08-04
•
Expires: 2010-11-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An overmolded semiconductor package (150) is formed by electrically and mechanically attaching a semiconductor device (100) to a substrate (110) having at least one hole (130). A plastic molding compound (140) is overmolded around the semiconductor device 100) so as to encapsulate the device, the molding compound (140) extending at least partially into the substrate hole (130) to form an anchor (135) to aid in bonding the molding compound to the substrate. An alternate embodiment of the invention forms a pedestal (449) from the portion of the molding compound extending beyond the surface of the substrate. The pedestal functions as an anchor to aid in bonding the molding compound (440) to the substrate, and also as a spacer to maintain a preselected clearance between the substrate (410) and the printed circuit board (460). The portion of the molding compound extending beyond the surface of the substrate may also be used to form an alignment pin (548). The pin functions as an anchor to aid in bonding the molding compound to the substrate, and also as an alignment aid to maintain positional relationships between the substrate and the printed circuit board. In another embodiment of the invention, the overmolded semiconductor is mounted directly on a printed circuit board containing other active circuitry.

Inventors

  • 👤 Nicolaas H. Worp
  • 👤 Bruce J. Freyman
  • 👤 Kurt C. Conrath

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 02:03
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/30; H05K3/303; H10; H10W; H10W74/00; H10W74/10; H10W74/111; H10W74/114; H05K2201/00; H05K2201/10; H05K2201/10431; H05K2201/10568; H05K2201/10613; H05K2201/10621; H05K2201/10734; H05K2201/20; H05K2201/2036; H05K2203/00; H05K2203/16; H05K2203/167; H10W72/00; H10W72/50; H10W72/541; H10W72/5445; H10W74/127; H10W90/00; H10W90/701; H10W90/751; H10W90/754; Y; Y02; Y02P; Y02P70/00; Y02P70/50

Claims Analysis

Total Claims: 18
Claim 1
Independent Claim 111 words
A transfer molded semiconductor package, comprising: a printed circuit substrate having upper and lower opposed surfaces and at least one hole, said hole containing first and second apertures, the first aperture in the upper surface being substantially smaller than the second aperture in the lower surface, and said lower surface having a plurality of solderable surfaces; a semiconductor device electrically and mechanically attached to the upper surface of the substrate; and molding compound formed around the semiconductor device so as to encapsulate the semiconductor device, said molding compound covering at least a portion of the upper surface of the printed circuit substrate and extending at least partially into the substrate hole.
Claim 2
Dependent Claim 111 words
A transfer molded semiconductor package, comprising: a printed circuit substrate having upper and lower opposed surfaces and at least one hole, said hole containing first and second apertures, the first aperture in the upper surface being substantially smaller than the second aperture in the lower surface, and said lower surface having a plurality of solderable surfaces; a semiconductor device electrically and mechanically attached to the upper surface of the substrate; and molding compound formed around the semiconductor device so as to encapsulate the semiconductor device, said molding compound covering at least a portion of the upper surface of the printed circuit substrate and extending at least partially into the substrate hole.
Claim 3
Dependent Claim 98 words
A pad grid array chip carrier, comprising: a printed circuit board having upper and lower opposed surfaces and at least one hole, said lower surface having an array of solder pads; an integrated circuit device electrically and mechanically attached to the upper surface of the printed circuit board; and a transfer molded cover totally encapsulating the integrated circuit device and substantially all of the upper surface of the printed circuit board and extending through at least one of said printed circuit board holes to form at least one pedestal on the lower surface of the printed circuit board.
Claim 4
Dependent Claim 98 words
A pad grid array chip carrier, comprising: a printed circuit board having upper and lower opposed surfaces and at least one hole, said lower surface having an array of solder pads; an integrated circuit device electrically and mechanically attached to the upper surface of the printed circuit board; and a transfer molded cover totally encapsulating the integrated circuit device and substantially all of the upper surface of the printed circuit board and extending through at least one of said printed circuit board holes to form at least one pedestal on the lower surface of the printed circuit board.
Claim 5
Dependent Claim 23 words
The package of claim 1, wherein the molding compound includes a portion extending through the hole, beyond the lower surface of the substrate.
Claim 6
Dependent Claim 20 words
The package of claim 3, wherein the molding compound portion forms a pedestal on the lower surface of the substrate.
Claim 7
Dependent Claim 21 words
The package of claim 3, wherein the molding compound portion forms a locating means on the lower surface of the substrate.
Claim 8
Dependent Claim 13 words
The package of claim 5 wherein the locating means comprises an alignment pin.
Claim 9
Dependent Claim 12 words
The package of claim 3, wherein the package comprises a chip carrier.
Claim 10
Dependent Claim 86 words
A transfer-molded chip carrier, comprising: a printed circuit substrate having upper and lower opposed surfaces and at least one through hole, said lower surface having an array of solderable pads; an integrated circuit device electrically and mechanically attached to the upper surface of the substrate; and plastic molding compound formed about the integrated circuit device so as to totally encapsulate the device, the molding compound covering substantially all of the upper surface of the substrate and extending at least partially into said at least one hole.
Claim 11
Dependent Claim 86 words
A transfer-molded chip carrier, comprising: a printed circuit substrate having upper and lower opposed surfaces and at least one through hole, said lower surface having an array of solderable pads; an integrated circuit device electrically and mechanically attached to the upper surface of the substrate; and plastic molding compound formed about the integrated circuit device so as to totally encapsulate the device, the molding compound covering substantially all of the upper surface of the substrate and extending at least partially into said at least one hole.
Claim 12
Dependent Claim 28 words
The chip carrier of claim 8, wherein the hole contains first and second apertures, the first aperture in the upper surface being substantially smaller than the second aperture.
Claim 13
Dependent Claim 25 words
The chip carrier of claim 8, wherein the plastic molding compound includes a portion extending through the hole, beyond the lower surface of the substrate.
Claim 14
Dependent Claim 21 words
The chip carrier of claim 10, wherein the molding compound portion forms a pedestal on the lower surface of the substrate.
Claim 15
Dependent Claim 22 words
The chip carrier of claim 10, wherein the molding compound portion forms a locating means on the lower surface of the substrate.
Claim 16
Dependent Claim 14 words
The chip carrier of claim 12 wherein the locating means comprises an alignment pin.
Claim 17
Dependent Claim 13 words
The chip carrier of claim 8, wherein the substrate comprises a rigid member.
Claim 18
Dependent Claim 13 words
The chip carrier of claim 8, wherein the substrate comprises a flexible film.

References Cited (Backward Citations)

US3515955A Cited
US3909838A Cited
US3823350A Cited
US4822550A Cited
US4935581A Cited
US4841100A Cited
US5032953A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-08-04 1996-02-03 1996-08-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-08-04 2000-02-03 2000-08-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-08-04 2004-02-03 2004-08-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag