US5140110A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Printed circuit board capable of preventing electromagnetic interference
Assignee: Nintendo Co Ltd
•
Filing: 1991-08-26
•
Granted: 1992-08-18
•
Expires: 2011-08-26
Abstract
Abstract A printed circuit board includes a first electric conductive layer formed on an insulating base plate to form signal patterns and a ground pattern. An insulation layer covering the signal patterns and a second electric conductive layer connected to the ground pattern are sequentially formed on the plate. A large area ground land is formed in the vicinity of a ground terminal of a digital IC by the first electric conductive layer to be connected to the ground terminal, which is directly surface-connected to the second electric conductive layer so that a ground impedance of the ground terminal can be reduced. A large area power source land connected to a power source terminal of the digital IC is formed in the vicinity of the power source terminal by the first electric conductive layer, which sandwiches the insulation layer in cooperation with the second electrostatic conductive layer so that an electrostatic capacitance larger than a line-to-line distribution capacitance formed by the signal patterns can be formed between the power source land and the second electric conductive layer.
Inventors
- 👤 Katsuya Nakagawa
- 👤 Masakazu Nagano
- 👤 Jun Higashiyama
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 20:42
CPC Classifications
H; H05; H05K; H05K9/00; H05K9/0007; H05K9/002; H05K9/0039; H05K1/00; H05K1/02; H05K1/0213; H05K1/0216; H05K1/0218; H05K1/09; H05K1/092; H05K1/095; H05K2201/00; H05K2201/07; H05K2201/0707; H05K2201/0715; H05K2203/00; H05K2203/04; H05K2203/044; H05K2203/07; H05K2203/0703; H05K2203/0723; H05K3/00; H05K3/30; H05K3/32; H05K3/34; H05K3/3465; H05K3/3468; H05K3/46; H05K3/4644
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
442 words
A printed circuit board capable of preventing electromagnetic interference on which is mounted at least a digital IC having a power source terminal, a ground terminal, and a plurality of signal terminals and another electronic component having at least one connecting terminal, comprising: an insulating base plate having a first plane area and being formed with a first plurality of throughholes in which the terminals of said digital IC may be inserted; a first electrically conductive layer formed on said insulating base plate, said first electrically conductive layer including: a plurality of connecting regions each having a second plane area smaller than said first plane area of said insulating base plate and formed in association with a corresponding one of said first plurality of throughholes at a location where said digital IC is mounted on said insulating base plate; a ground pattern having a third plane area smaller than said first plane area of said insulating base plate and substantially larger than said second plane area of each of said connecting regions, said ground pattern being arranged at a position on said insulating base plate apart from said plurality of connecting portions; at least one signal pattern having a small width and being formed so as to electrically connect at least one of said plurality of signal terminals of said digital IC inserted in at least one of said first plurality of throughholes to a connecting terminal of said another electronic component; a ground pattern having a small width and being formed so as to electrically connect at least one of said connecting regions to which said ground terminal of said digital IC should be connected and said ground pattern; and a first ground land having a fourth plane area substantially larger than said second plane area of each of said plurality of connecting regions and smaller than said third plane area of said ground pattern, said first ground land being formed close to at least one of said plurality of connecting regions to which said ground terminal of said digital IC should be connected; an insulation layer formed on said insulating base plate so as to cover said signal pattern, said ground pattern and said first ground land remaining substantially exposed; and a second electrically conductive layer formed on said insulation layer and electrically connected to said ground pattern and said first ground land, wherein a ground impedance of said ground terminal of said digital IC is reduced by connecting said ground terminal of said digital IC inserted in one of said first plurality of throughholes to said ground pattern through said first ground land and said second electrically conductive layer.
Claim 2
Dependent Claim
442 words
A printed circuit board capable of preventing electromagnetic interference on which is mounted at least a digital IC having a power source terminal, a ground terminal, and a plurality of signal terminals and another electronic component having at least one connecting terminal, comprising: an insulating base plate having a first plane area and being formed with a first plurality of throughholes in which the terminals of said digital IC may be inserted; a first electrically conductive layer formed on said insulating base plate, said first electrically conductive layer including: a plurality of connecting regions each having a second plane area smaller than said first plane area of said insulating base plate and formed in association with a corresponding one of said first plurality of throughholes at a location where said digital IC is mounted on said insulating base plate; a ground pattern having a third plane area smaller than said first plane area of said insulating base plate and substantially larger than said second plane area of each of said connecting regions, said ground pattern being arranged at a position on said insulating base plate apart from said plurality of connecting portions; at least one signal pattern having a small width and being formed so as to electrically connect at least one of said plurality of signal terminals of said digital IC inserted in at least one of said first plurality of throughholes to a connecting terminal of said another electronic component; a ground pattern having a small width and being formed so as to electrically connect at least one of said connecting regions to which said ground terminal of said digital IC should be connected and said ground pattern; and a first ground land having a fourth plane area substantially larger than said second plane area of each of said plurality of connecting regions and smaller than said third plane area of said ground pattern, said first ground land being formed close to at least one of said plurality of connecting regions to which said ground terminal of said digital IC should be connected; an insulation layer formed on said insulating base plate so as to cover said signal pattern, said ground pattern and said first ground land remaining substantially exposed; and a second electrically conductive layer formed on said insulation layer and electrically connected to said ground pattern and said first ground land, wherein a ground impedance of said ground terminal of said digital IC is reduced by connecting said ground terminal of said digital IC inserted in one of said first plurality of throughholes to said ground pattern through said first ground land and said second electrically conductive layer.
Claim 3
Dependent Claim
116 words
A printed circuit board in accordance with claim 1, wherein said first electrically conductive layer further includes a power source land formed in a region that surrounds said power source terminal of said digital IC, said power source land having a fifth plane area larger that said second area of one of said connecting regions to which said power source terminal should be connected, wherein said power source land is separated from said secon electrically conductive layer by said insulation layer causing an electrostatic capacitance larger than a line-to-line distribution capacitance formed between said signal pattern and said second electrically conductive layer to be formed between said power source land and said second electrically conductive layer.
Claim 4
Dependent Claim
168 words
A printed circuit board in accordance with claim 2, wherein said another electronic component includes a connector including a plurality of connector terminals and a ground terminal and for connecting said printed circuit board to other equipment, and said insulating base plate is formed with a second plurality of throughholes to which said plurality of connector terminals may be inserted, said first electrically conductive layer further including a second ground land formed in a region near said second plurality of throughholes on said insulating base plate and for electrically connecting said ground terminal of said connector inserted in one of said second plurality of throughholes to said second electrically conductive layer, said second ground land having a sixth plane area larger than said second plane area of each of said connecting regions, wherein said ground terminal of said connector is connected to said ground pattern to said second ground land through said second electrically conductive layer to reduce a ground impedance of said ground terminal of said connector.
Claim 5
Dependent Claim
113 words
A printed circuit board in accordance with claim 1, wherein said first electrically conductive layer includes a capacitance land formed in a region on said insulating base plate near said connecting regions to which said signal terminals of said digital IC are connected, said capacitance land having a seventh plane large area larger than said second plane area of each of said connecting portions, wherein said capacitance land is separated from said second electrically conductive layer by said insulation layer casuing an electrostatic capacitance larger than a line-to-line distribution capacitance formed between second electrically conductive layer and said signal pattern to be formed between said capacitance land and said second electrically conductive layer.
Claim 6
Dependent Claim
167 words
A printed circuit board in accordance with claim 1, wherein said another electronic component includes a connector including a plurality of connector terminals and a ground terminal and for connecting said printed circuit board to other equipment, and said insulating base plate is formed with a second plurality of throughholes to which said plurality of connector terminals may be inserted, said first electrically conductive layer further including a second ground land formed in a region near said second plurality of throughholes on said insulating base plate and for electrically connecting said ground terminal of said connector inserted in one of said second plurality of throughholes to said electrically conductive layer, said second ground land having a sixth plane area larger than said second plane area of each of said connecting regions, wherein said ground terminal of said connector is connected to said ground pattern to said second ground land through said second electrically conductive layer to reduce a ground impedance of said ground terminal of said connector.
Claim 7
Dependent Claim
114 words
A printed circuit board in accordance with claim 1, wherein said first electrically conductive layer includes a capacitance land formed in a region on said insulating base plate close to said connecting portions to which said signal terminals of said digital IC are connected, said capacitance land having a seventh plane large area larger than said second plane area of each of said connecting portions, wherein said capacitance land is separated from said second electrically conductive layer by said insulation layer causing an electrostatic capacitance larger than a line-to-line distribution capacitance formed between second electrically conductive layer and said signal pattern to be formed between said capacitance land and said second electrically conductive layer.
References Cited (Backward Citations)
US4362899A
Cited
US4801489A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-08-18 | 1996-02-17 | 1996-08-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-08-18 | 2000-02-17 | 2000-08-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-08-18 | 2004-02-17 | 2004-08-18 | $7700.00 | Window Closed / Lapsed |