US5161121A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Random access memory including word line clamping circuits
Assignee: Lapis Semiconductor Co Ltd
•
Filing: 1991-06-06
•
Granted: 1992-11-03
•
Expires: 2011-06-06
Abstract
Abstract A dynamic random access memory comprising a matrix of memory cells accessed via word lines and bit lines also has clamp signal lines. The word lines terminate at switching elements, controlled by the clamp signal lines, through which the word lines are normally clamped to ground. In a memory access or refresh cycle, the selected word line is temporarily disconnected from ground by activating the corresponding clamp signal line. At the end of the cycle, the selected word line is again clamped to ground prior to precharging of the bit lines, in preparation for the next cycle. Non-selected word lines remain clamped to ground at all times, which prevents noise and improves data retention. Unnecessary current dissipation is avoided because switching elements are switched and word lines are unclamped only when necessary.
Inventors
- 👤 Shizuo Cho
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 10:05
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/408; G11C11/4085
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
343 words
A memory comprising: a plurality of word lines respectively extending in a word line direction, said word lines each having first and second separated end portions; a plurality of bit lines respectively extending in a bit line direction so as to intersect said word lines; a plurality of memory cells coupled to said word lines and bit lines so as to form a memory matrix; a plurality of clamp signal lines respectively extending in said word line direction; a decoder including a plurality of logic circuits, each located adjacent to a first end portion of a respective one of said word lines and generating a respective first signal, each one of said plurality of logic circuits having an inverting circuit to receive a corresponding first signal and to output a corresponding second signal having an inverted logic level opposite to a logic level of the corresponding first signal, each of said plurality of logic circuits applying its respective second signal to an adjacent first end portion of a corresponding one of said word lines and applying the corresponding first signal to a corresponding one of said clamp signal lines; and a plurality of switching elements, each coupled to a corresponding one of said plurality of logic circuits, each switching element having first, second and control electrodes, located adjacent and connected at the first electrode thereoof to the second end portion of a respective one of the word lines to whose first end portion the corresponding logic circuit is connected, receiving a corresponding first signal at the control electrode thereof through a corresponding clamp signal line connecting the adjacent second end portion of the respective one of the word lines to ground through the second electrode thereof upon the corresponding first signal being at a first logic level, and disconnecting the adjacent second end portion of the respective one of the word lines from ground by changing the corresponding first signal appearing at the control electrode thereof to a second logic level prior to the corresponding second signal changing to the first logic level.
Claim 2
Dependent Claim
343 words
A memory comprising: a plurality of word lines respectively extending in a word line direction, said word lines each having first and second separated end portions; a plurality of bit lines respectively extending in a bit line direction so as to intersect said word lines; a plurality of memory cells coupled to said word lines and bit lines so as to form a memory matrix; a plurality of clamp signal lines respectively extending in said word line direction; a decoder including a plurality of logic circuits, each located adjacent to a first end portion of a respective one of said word lines and generating a respective first signal, each one of said plurality of logic circuits having an inverting circuit to receive a corresponding first signal and to output a corresponding second signal having an inverted logic level opposite to a logic level of the corresponding first signal, each of said plurality of logic circuits applying its respective second signal to an adjacent first end portion of a corresponding one of said word lines and applying the corresponding first signal to a corresponding one of said clamp signal lines; and a plurality of switching elements, each coupled to a corresponding one of said plurality of logic circuits, each switching element having first, second and control electrodes, located adjacent and connected at the first electrode thereoof to the second end portion of a respective one of the word lines to whose first end portion the corresponding logic circuit is connected, receiving a corresponding first signal at the control electrode thereof through a corresponding clamp signal line connecting the adjacent second end portion of the respective one of the word lines to ground through the second electrode thereof upon the corresponding first signal being at a first logic level, and disconnecting the adjacent second end portion of the respective one of the word lines from ground by changing the corresponding first signal appearing at the control electrode thereof to a second logic level prior to the corresponding second signal changing to the first logic level.
Claim 3
Dependent Claim
17 words
A memory according to claim 1, wherein the switching elements are N-channel Metal Oxide Semiconductor field-effect transistors.
References Cited (Backward Citations)
US4275312A
Cited
US4264828A
Cited
US4467225A
Cited
US4516224A
Cited
JPS59117788A
Cited
JPS6013395A
Cited
US4791613A
Cited
JPS60171696A
Cited
US4896300A
Cited
JPS6212996A
Cited
US4868788A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-11-03 | 1996-05-04 | 1996-11-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-11-03 | 2000-05-04 | 2000-11-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-11-03 | 2004-05-04 | 2004-11-03 | $7700.00 | Window Closed / Lapsed |