US5175693A — Method of designing semiconductor integrated circ…

Claim 1

Independent Claim 161 words

A method of designing a semiconductor integrated circuit device using a standard cell or gate array method, wherein a chip is divided into a plurality of blocks to realize a hierarchical layout design in units of blocks, the method comprising the steps of: (a) selecting one of a first scheme of preferentially dividing a first module constituting a logical connection description and having a large height and an occupation area smaller than a standard value, as a unit of layout design, and a second scheme of preferentially dividing a second module having a small height and an occupation area larger than the standard value, as the unit of the layout design, in accordance with hierarchical structure of the modules in the logical connection description; and (b) executing a process for dividing he first or second module in correspondence with areas of the plurality of blocks, using a computer on the basis of the selected one of he first and second schemes.

Claim 2

Independent Claim 161 words

A method of designing a semiconductor integrated circuit device using a standard cell or gate array method, wherein a chip is divided into a plurality of blocks to realize a hierarchical layout design in units of blocks, the method comprising the steps of: (a) selecting one of a first scheme of preferentially dividing a first module constituting a logical connection description and having a large height and an occupation area smaller than a standard value, as a unit of layout design, and a second scheme of preferentially dividing a second module having a small height and an occupation area larger than the standard value, as the unit of the layout design, in accordance with hierarchical structure of the modules in the logical connection description; and (b) executing a process for dividing he first or second module in correspondence with areas of the plurality of blocks, using a computer on the basis of the selected one of he first and second schemes.

Claim 3

Dependent Claim 58 words

A method according to claim 1, wherein in the step (b), an upper limit of the occupation area of a divided module can be selected in accordance with a condition constituted by the occupation area, number, and arrangement of the plurality of blocks, and the first or second module is divided using the condition as the upper limit.

Claim 4

Independent Claim 187 words

A method of designing a semiconductor integrated circuit device using a standard cell or gate array method, wherein a chip is divided into a plurality of blocks to realize a hierarchical layout design in units of blocks, said method comprising the step of: (a) selecting one of a first scheme of preferentially dividing, as a unit of the layout design, a first module constituting a logical connection description and having a high hierarchy and a maximum occupation area smaller than an upper limit, the upper limit having a value larger than a specific standard value and determined by the standard value, and a second scheme of preferentially dividing, as the unit of the layout design, a second module to have a size equal to or smaller than the upper limit, the second module having a low hierarchy and nan occupation area larger than the standard value in accordance with hierarchical structure of ht modules int eh logical connection description; and (b) executing a processing for dividing the first or second module using a computer on the basis of the selected one of he first and second schemes.

Claim 5

Independent Claim 187 words

A method of designing a semiconductor integrated circuit device using a standard cell or gate array method, wherein a chip is divided into a plurality of blocks to realize a hierarchical layout design in units of blocks, said method comprising the step of: (a) selecting one of a first scheme of preferentially dividing, as a unit of the layout design, a first module constituting a logical connection description and having a high hierarchy and a maximum occupation area smaller than an upper limit, the upper limit having a value larger than a specific standard value and determined by the standard value, and a second scheme of preferentially dividing, as the unit of the layout design, a second module to have a size equal to or smaller than the upper limit, the second module having a low hierarchy and nan occupation area larger than the standard value in accordance with hierarchical structure of ht modules int eh logical connection description; and (b) executing a processing for dividing the first or second module using a computer on the basis of the selected one of he first and second schemes.

Claim 6

Dependent Claim 62 words

A method according to claim 3, wherein the standard value and the upper limit of the occupation area when a layout is realized by divided modules can be selected in accordance with a condition constituted by the occupation area, number, and arrangement of the plurality of blocks, and the first or second module is divided using the condition as the upper limit.

Claim 7

Dependent Claim 66 words

A method according to claim 3, wherein the standard value and he upper limit of the occupation area can be selected in accordance with a condition for a hierarchical structure of a module, which is determined based on the number of the module having a predetermined height and a presumed area, and the first or second module is divided using the condition as the upper limit.

Claim 8

Dependent Claim 89 words

A method according to claim 3, wherein the standard value and the upper limit of the occupation area can be selected in accordance with a first condition constituted by the occupation area, number, and arrangement of the plurality of blocks, a second condition for a hierarchical structure of a module, which is determined based on the number of the module having a predetermined height and a presumed area, and a relationship between the first and second conditions, and he first or second module is divided using the upper limit.

Claim 9

Dependent Claim 182 words

A computer implemented methodology for designing a semiconductor integrated circuit device using a standard cell or gate array method, wherein a chip is divided into a plurality of blocks to realize a hierarchical layout design in units of blocks, said method comprising the step of: (a) selecting one of a first scheme of preferentially dividing a first module, as a unit of a layout design, the first module having a high hierarchy and a maximum occupation area smaller than an upper limit, the upper limit having a value larger than a standard value and determined by the standard value, and a second scheme of preferentially dividing a second module to have a size equal to or smaller than the upper limit, as a unit of the layout design, the second module having a low hierarchy and the occupation area larger than the standard value; and (b) realizing the hierarchical layout design in units of blocks on the basis of the selected one of the first and second schemes, the first or second module being divided in correspondence with the plurality of blocks.

Claim 10

Dependent Claim 182 words

A computer implemented methodology for designing a semiconductor integrated circuit device using a standard cell or gate array method, wherein a chip is divided into a plurality of blocks to realize a hierarchical layout design in units of blocks, said method comprising the step of: (a) selecting one of a first scheme of preferentially dividing a first module, as a unit of a layout design, the first module having a high hierarchy and a maximum occupation area smaller than an upper limit, the upper limit having a value larger than a standard value and determined by the standard value, and a second scheme of preferentially dividing a second module to have a size equal to or smaller than the upper limit, as a unit of the layout design, the second module having a low hierarchy and the occupation area larger than the standard value; and (b) realizing the hierarchical layout design in units of blocks on the basis of the selected one of the first and second schemes, the first or second module being divided in correspondence with the plurality of blocks.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1995-12-29	1996-06-29	1996-12-29	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1999-12-29	2000-06-29	2000-12-29	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2003-12-29	2004-06-29	2004-12-29	$7700.00	Window Closed / Lapsed

Method of designing semiconductor integrated circuit device

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag