US5228046A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fault tolerant computer memory systems and components employing dual level error correction and detection with disablement feature
Assignee: International Business Machines Corp
•
Filing: 1991-11-12
•
Granted: 1993-07-13
•
Expires: 2011-11-12
Abstract
Abstract In a memory system comprising a plurality of memory units each of which possesses unit-level error correction capabilities and each of which are tied to a system level error correction function, memory reliability is enhanced by providing a mechanism for disabling the unit-level error correction capability, for example, in response to the occurrence of an uncorrectable error in one of the memory units. This counter-intuitive approach which disables an error correction function nonetheless enhances overall memory system reliability since it enables the employment of the complement/recomplement algorithm which depends upon the presence of reproducible errors for proper operation. Thus, chip level error correction systems, which are increasingly desirable at high packaging densities, are employed in a way which does not interfere with system level error correction methods.
Inventors
- 👤 Robert M. Blake
- 👤 Douglas C. Bossen
- 👤 Chin-Long Chen
- 👤 John A. Fifield
- 👤 Howard L. Kalter
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 20:10
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/08; G06F11/10; G06F11/1008; G06F11/1048; G06F11/1052
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
129 words
A fault tolerant computer memory system which receives address information and which supplies data information in response thereto, said memory system comprising: a plurality of digital memory units; a plurality of unit level error correction and detection means, said means being associated with distinct ones of said memory units, for correcting and detecting errors in data read from memory cells within said memory units; a plurality of unit level disablement means, associated with distinct ones of said memory units and operating to disable the operation of at least one associated unit level correction and detection means; and system level error correction and detection means receiving data from said memory units said system level correction and detection means being operable to correct hard errors by activation of said disablement means.
Claim 2
Dependent Claim
129 words
A fault tolerant computer memory system which receives address information and which supplies data information in response thereto, said memory system comprising: a plurality of digital memory units; a plurality of unit level error correction and detection means, said means being associated with distinct ones of said memory units, for correcting and detecting errors in data read from memory cells within said memory units; a plurality of unit level disablement means, associated with distinct ones of said memory units and operating to disable the operation of at least one associated unit level correction and detection means; and system level error correction and detection means receiving data from said memory units said system level correction and detection means being operable to correct hard errors by activation of said disablement means.
Claim 3
Dependent Claim
15 words
The memory system of claim 1 in which said memory units comprise semiconductor memory chips.
Claim 4
Dependent Claim
23 words
The memory system of claim 1 in which said unit level correction and detection means perform single error correction and double error detection.
Claim 5
Dependent Claim
20 words
The memory system of claim 1 further including mode switching means operable to control the activator of said disablement means.
Claim 6
Dependent Claim
101 words
A fault tolerant computer memory system which receives address information and which supplies data information in response thereto, said memory system comprising: a plurality of digital memory units each such unit having a plurality of memory cells and unit level error correction and detection means for correcting and detecting errors in data read from said memory cells, together with means for disabling said unit level error correction and detection means; system level error correction and detection means receiving data from a plurality of said memory units and being operable to correct hard errors by activation of said unit level disabling means.
Claim 7
Dependent Claim
101 words
A fault tolerant computer memory system which receives address information and which supplies data information in response thereto, said memory system comprising: a plurality of digital memory units each such unit having a plurality of memory cells and unit level error correction and detection means for correcting and detecting errors in data read from said memory cells, together with means for disabling said unit level error correction and detection means; system level error correction and detection means receiving data from a plurality of said memory units and being operable to correct hard errors by activation of said unit level disabling means.
References Cited (Backward Citations)
US4030067A
Cited
US4375664A
Cited
US4608687A
Cited
US4661955A
Cited
US4706250A
Cited
US4912695A
Cited
US5022031A
Cited
US5063565A
Cited
US5058115A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-07-12 | 1997-01-11 | 1997-07-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-07-12 | 2001-01-11 | 2001-07-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-07-12 | 2005-01-11 | 2005-07-13 | $7700.00 | Window Closed / Lapsed |