US5235273A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for setting pin driver/sensor reference voltage level
Assignee: Credence Systems Corp
•
Filing: 1991-07-12
•
Granted: 1993-08-10
•
Expires: 2011-07-12
Abstract
Abstract An ATE system uses a single digital to analog converter and a single analog line for defining the reference voltage levels of a plurality of pin drivers and pin sensors. An advantage of using a single DAC is that the number of components for routing the reference voltage signals is reduced. Digital values for each high and low reference voltage level for each pin driver and each pin sensor are stored in memory. Such memory is addressed sequentially reference value by reference value, converted to analog format and routed along one common analog wire to a plurality of sample and hold circuits. The plurality of sample and hold circuits receive a pin driver/sensor address and the common analog signal. The address enables one of the plurality of sample and hold circuits and selects only one output line of the enabled sample and hold circuit. Such output line is coupled to a given reference terminal (e.g., reference high or reference low) of a given pin driver or a given pin sensor.
Inventors
- 👤 Armagan A. Akar
- 👤 Patrick L. Jennings
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 01:15
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/319; G01R31/31917; G01R31/31924; G01R31/31903; G01R31/31908
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
404 words
An apparatus for individually setting a high reference voltage level and a low reference voltage level at each one of a plurality of pin drivers and pin sensors, each one of said plurality of pin drivers and pin sensors having a high reference voltage input and a low reference voltage input, comprising: means for storing a digital high reference voltage value and a corresponding pin driver/sensor address for each respective high reference voltage input of each one of said plurality of pin drives and pin sensors, said storing means also for storing a digital low reference voltage value and a corresponding pin driver/sensor address for each respective low reference voltage input of each one of said plurality of pin drivers and pin sensors; means for addressing said storing means to output one of said respective high reference voltage values or of said low reference voltage values and the corresponding pin driver/sensor address; a digital to analog converter receiving a sequence of reference voltage values output from said storing means for conversion to respective analog reference voltage levels, said sequence comprising high reference voltage values and low reference voltage values which are converted to respective analog high reference voltage levels and anlog low reference voltage levels; a common signal path defining means for receiving each respective analog high and low reference voltage level in sequence; a plurality of sampling means commonly coupled to said analog signal path defining means receiving said sequence of analog reference voltage levels and a corresponding sequence of said pin driver/sensor addresses, each one of said plurality of sampling means having a plurality of output lines, wherein a first output line of said plurality of output lines is coupled to a pin driver high reference voltage input, a second output line is coupled to a pin driver low reference voltage input, a third output line is coupled to a pin sensor high reference voltage input, and a fourth output line is coupled to a pin sensor low reference voltage input, wherein a first pin driver/sensor address of said corresponding sequence of pin driver/sensor addresses selects one output line of one of said plurality of sampling means, wherein for an analog high reference voltage level, said one output line is one of said first or said third output lines, and wherein for an analog low reference voltage level, said one output line is one of said second or said fourth output lines.
Claim 2
Independent Claim
404 words
An apparatus for individually setting a high reference voltage level and a low reference voltage level at each one of a plurality of pin drivers and pin sensors, each one of said plurality of pin drivers and pin sensors having a high reference voltage input and a low reference voltage input, comprising: means for storing a digital high reference voltage value and a corresponding pin driver/sensor address for each respective high reference voltage input of each one of said plurality of pin drives and pin sensors, said storing means also for storing a digital low reference voltage value and a corresponding pin driver/sensor address for each respective low reference voltage input of each one of said plurality of pin drivers and pin sensors; means for addressing said storing means to output one of said respective high reference voltage values or of said low reference voltage values and the corresponding pin driver/sensor address; a digital to analog converter receiving a sequence of reference voltage values output from said storing means for conversion to respective analog reference voltage levels, said sequence comprising high reference voltage values and low reference voltage values which are converted to respective analog high reference voltage levels and anlog low reference voltage levels; a common signal path defining means for receiving each respective analog high and low reference voltage level in sequence; a plurality of sampling means commonly coupled to said analog signal path defining means receiving said sequence of analog reference voltage levels and a corresponding sequence of said pin driver/sensor addresses, each one of said plurality of sampling means having a plurality of output lines, wherein a first output line of said plurality of output lines is coupled to a pin driver high reference voltage input, a second output line is coupled to a pin driver low reference voltage input, a third output line is coupled to a pin sensor high reference voltage input, and a fourth output line is coupled to a pin sensor low reference voltage input, wherein a first pin driver/sensor address of said corresponding sequence of pin driver/sensor addresses selects one output line of one of said plurality of sampling means, wherein for an analog high reference voltage level, said one output line is one of said first or said third output lines, and wherein for an analog low reference voltage level, said one output line is one of said second or said fourth output lines.
Claim 3
Dependent Claim
55 words
The apparatus of claim 1 in which each pin driver/sensor address of said corresponding sequence of pin driver/sensor addresses defines the pin driver or pin sensor to receive the corresponding analog reference voltage level and defines whether such corresponding analog reference voltage level is a high reference voltage level or a low reference voltage level.
Claim 4
Dependent Claim
35 words
The apparatus of claim 1, in which said addressing means comprises means for sequentially generating memory addresses for accessing said storing means to output a digital reference voltage value and a corresponding pin driver/sensor address.
Claim 5
Dependent Claim
43 words
The apparatus of claim 1 in which the storing means comprises a dual port RAM capable of being accessed at one port for a write operation or a first head operation, while being accessed at a second port for a second read operation.
Claim 6
Independent Claim
489 words
An apparatus for individually setting a high reference voltage level and a low reference voltage level from memory via a common digital to analog converter and common analog signal path for each one of a plurality of pin drivers and pin sensors, each one of said plurality of pin drivers and pin sensors having a high reference voltage input and a low reference voltage input, comprising: means for storing a digital high reference voltage value and a corresponding pin driver/sensor address for each respective high reference voltage input of each one of said plurality of pin drivers and pin sensors, said storing means also for storing a digital low reference voltage value and a corresponding pin driver/sensor address for each respective low reference voltage input of each one of said plurality of pin drivers and pin sensors; means for addressing said storing means to output one of said respective high reference voltage values or of said low reference voltage values and the corresponding pin driver/sensor address; a digital to analog converter receiving a sequence of reference voltage values output from said storing means for conversion to respective analog reference voltage levels, said sequence comprising high reference voltage values and low reference voltage values which are converted to respective analog high reference voltage levels and analog low reference voltage levels; a common signal path defining means for receiving each respective analog high and low reference voltage level in sequence; an address signal path defining means for receiving and routing a corresponding plurality of pin driver/sensor address; a plurality of sampling means commonly coupled to said analog signal path defining means and said address signal path defining means receiving said sequence of analog reference voltage levels and a corresponding sequence of said pin driver/sensor addresses, each one of said plurality of sampling means having a plurality of output lines, wherein a first output line of said plurality of output lines is coupled to a pin driver high reference voltage input, a second output line is coupled to a pin driver low reference voltage input, a third output line is coupled to a pin sensor high reference voltage input, and a fourth output line is coupled to a pin sensor low reference voltage input, wherein a first pin driver/sensor address of said corresponding sequence of pin driver/sensor addresses selects one output line of one of said plurality of sampling means, wherein for an analog high reference voltage level, said one output line is one of said first or said third output lines, and wherein for an analog low reference voltage level, said one output line is one of said second or said fourth output lines; wherein each one of said plurality of pin driver/sensor addresses identifies a destination pin driver or pin sensor to receive a corresponding analog reference voltage level and identifies whether such corresponding analog reference voltage level is a high reference voltage level or a low reference voltage level.
Claim 7
Independent Claim
489 words
An apparatus for individually setting a high reference voltage level and a low reference voltage level from memory via a common digital to analog converter and common analog signal path for each one of a plurality of pin drivers and pin sensors, each one of said plurality of pin drivers and pin sensors having a high reference voltage input and a low reference voltage input, comprising: means for storing a digital high reference voltage value and a corresponding pin driver/sensor address for each respective high reference voltage input of each one of said plurality of pin drivers and pin sensors, said storing means also for storing a digital low reference voltage value and a corresponding pin driver/sensor address for each respective low reference voltage input of each one of said plurality of pin drivers and pin sensors; means for addressing said storing means to output one of said respective high reference voltage values or of said low reference voltage values and the corresponding pin driver/sensor address; a digital to analog converter receiving a sequence of reference voltage values output from said storing means for conversion to respective analog reference voltage levels, said sequence comprising high reference voltage values and low reference voltage values which are converted to respective analog high reference voltage levels and analog low reference voltage levels; a common signal path defining means for receiving each respective analog high and low reference voltage level in sequence; an address signal path defining means for receiving and routing a corresponding plurality of pin driver/sensor address; a plurality of sampling means commonly coupled to said analog signal path defining means and said address signal path defining means receiving said sequence of analog reference voltage levels and a corresponding sequence of said pin driver/sensor addresses, each one of said plurality of sampling means having a plurality of output lines, wherein a first output line of said plurality of output lines is coupled to a pin driver high reference voltage input, a second output line is coupled to a pin driver low reference voltage input, a third output line is coupled to a pin sensor high reference voltage input, and a fourth output line is coupled to a pin sensor low reference voltage input, wherein a first pin driver/sensor address of said corresponding sequence of pin driver/sensor addresses selects one output line of one of said plurality of sampling means, wherein for an analog high reference voltage level, said one output line is one of said first or said third output lines, and wherein for an analog low reference voltage level, said one output line is one of said second or said fourth output lines; wherein each one of said plurality of pin driver/sensor addresses identifies a destination pin driver or pin sensor to receive a corresponding analog reference voltage level and identifies whether such corresponding analog reference voltage level is a high reference voltage level or a low reference voltage level.
Claim 8
Dependent Claim
43 words
The apparatus of claim 5 in which the storing means comprises a dual port RAM capable of being accessed at one port for a write operation or a first read operation, while being accessed at a second port for a second read operation.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-08-09 | 1997-02-08 | 1997-08-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-08-09 | 2001-02-08 | 2001-08-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-08-09 | 2005-02-08 | 2005-08-10 | $7700.00 | Window Closed / Lapsed |