Method of and apparatus for arbitration based on the availability of resources

Claim 2

In a computer system with DMA operations, a method of arbitrating among a plurality of requests for using a two-port buffer and a data bus to complete a DMA operation, said two-port buffer having read and write counts, said data bus having a status line to indicate whether said data bus is in use, said method comprising: receiving a first request, said first request identifying a transfer size required, said two-port buffer and said data bus necessary to complete an operation by said two-port buffer; comparing said transfer size with a space remaining count for said two-port buffer to determine whether said two-port buffer can accommodate said transfer size; reading the status line of said data bus to determine whether said data bus is available; evaluating whether said transfer size can be accommodated by said two-port buffer and whether said data bus is available; granting arbitration to said request for use of said two-port buffer if said transfer size can be accommodated by said two-port buffer and said data bus is available; receiving a second request, if the transfer size cannot be accommodated or said data bus required is not available; whereby arbitration is granted to a request for use of said two-port buffer only when those resources specified in the request are available.

Claim 3

A method according to claim 1, wherein said first request also contains a wait command, said method further comprising the step of: if said wait command is set by said first request, waiting until said first request is granted arbitration.

Claim 4

A method according to claim 2, wherein said transfer size further comprises a plurality of data slices for said operation, each of said data slices being a time-divided portion of a total transfer sequence for said operation such that said two-port buffer determines whether said two-port buffer has space available to accommodate at least one slice for a DMA channel.

Claim 5

A method according to claim 3, wherein said status line is a two-state continuous signal, a first state representing that the data bus is available and a second state representing that the data bus is unavailable.

Claim 6

A method according to claim 1, wherein said space remaining count for said two-port buffer is the difference between the write and read counts for said two-port buffer.

Claim 7

In a computer system with DMA operations, an apparatus for arbitrating among a plurality of requests for using a two-port buffer and a data bus to complete a DMA operation, said two-port buffer having read and write counts, said data bus having a status line to indicate whether said data bus is in use, said apparatus comprising: receive means for receiving a first request, said first request identifying a transfer size required for said two-port buffer and said data bus necessary to complete an operation by said two-port buffer; first compare means coupled to said receive means for comparing said transfer size with a space remaining count for said two-port buffer to determine whether said two-port buffer can accommodate said transfer size; second compare means coupled to said receive means for reading the status line of said data bus to determine whether said data bus is available; evaluate means coupled to said first and second compare means for evaluating whether said transfer size can be accommodated by said two-port buffer and whether said data bus is available, said evaluate means accepting said request if said transfer size can be accommodated by said two-port buffer and said data bus is available; grant means coupled to said evaluate means for granting arbitration to said first request for use of said two-port buffer, said receive means receiving a second request if the transfer size cannot be accommodated or said data bus required is not available for said first request.

Claim 8

In a computer system with DMA operations, an apparatus for arbitrating among a plurality of requests for using a two-port buffer and a data bus to complete a DMA operation, said two-port buffer having read and write counts, said data bus having a status line to indicate whether said data bus is in use, said apparatus comprising: receive means for receiving a first request, said first request identifying a transfer size required for said two-port buffer and said data bus necessary to complete an operation by said two-port buffer; first compare means coupled to said receive means for comparing said transfer size with a space remaining count for said two-port buffer to determine whether said two-port buffer can accommodate said transfer size; second compare means coupled to said receive means for reading the status line of said data bus to determine whether said data bus is available; evaluate means coupled to said first and second compare means for evaluating whether said transfer size can be accommodated by said two-port buffer and whether said data bus is available, said evaluate means accepting said request if said transfer size can be accommodated by said two-port buffer and said data bus is available; grant means coupled to said evaluate means for granting arbitration to said first request for use of said two-port buffer, said receive means receiving a second request if the transfer size cannot be accommodated or said data bus required is not available for said first request.

Claim 9

An apparatus according to claim 6, further comprising a wait detect means coupled to said receive means such that if a wait command is set by said first request a second request is not received until said first request is granted arbitration.

Claim 10

An apparatus according to claim 7, wherein the status line for each of the data bus is a two-state continuous signal, one of the two states representing that the data bus is available and the other state representing the data bus is not available.

Claim 11

An apparatus according to claim 6, wherein said transfer size further comprises a plurality of data slices for said operation, each of said data slices being a time-divided portion of a total transfer sequence for said operation such that said two-port buffer compares whether said two port buffer has space available to accommodate at least one slice for a DMA channel.

Claim 12

An apparatus according to claim 6, wherein said receive means receives a plurality of requests in parallel to arbitrate.

Claim 13

An apparatus according to claim 6, wherein said space remaining count for said two-port buffer is the difference between the write and read counts for said two-port buffer.