← Back to Patent Explorer
US5268798A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for detecting the start of data field in a recording medium by detecting the sequence of bit codes

Assignee: HP Inc
•
Filing: 1993-02-24
•
Granted: 1993-12-07
•
Expires: 2013-02-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A memory system having a moving memory recording media. A sector in each track on the media includes recordings defining a synchronizing field and a start of data field. Selected bit signals of bit signals derived from the recordings are simultaneously combined in a plurality of differing bit signal combinations. The simultaneously validity of all of the bit signals in each of a predetermined number of the differing bit signal combinations, which predetermined number is less than the plurality of bit signal combinations, provides fault tolerant detection of the start of data field.

Inventors

  • 👤 Charles E. Shinn

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 08:17
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/12; G11B20/1217; G11B20/1252; G11B20/18; G11B20/1833; G11B27/00; G11B27/10; G11B27/19; G11B27/28; G11B27/30; G11B27/3027; G11B20/14; G11B20/1403; G11B2020/1476

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 146 words
In a memory file having a movable memory media with a bit code recorded in a track thereon, a method for detecting said bit code, comprising the steps of: producing electrical bit signals by scanning the bits of said bit code in sequence; storing said bit signals in the sequence in which the bits are scanned; logically combining at least two stored bit signals from differing bit positions in differing bit signal combinations; producing a single binary signal from each differing bit signal combination when the bit signals of that bit signal combination are in a predetermined binary state, logically combining different single signals, fewer in number than the total number of single signals, in differing single signal groups; and utilizing the simultaneous existence, in a predetermined binary state of all single signals which are combined in any one group to indicate detection of said code.
Claim 2
Dependent Claim 146 words
In a memory file having a movable memory media with a bit code recorded in a track thereon, a method for detecting said bit code, comprising the steps of: producing electrical bit signals by scanning the bits of said bit code in sequence; storing said bit signals in the sequence in which the bits are scanned; logically combining at least two stored bit signals from differing bit positions in differing bit signal combinations; producing a single binary signal from each differing bit signal combination when the bit signals of that bit signal combination are in a predetermined binary state, logically combining different single signals, fewer in number than the total number of single signals, in differing single signal groups; and utilizing the simultaneous existence, in a predetermined binary state of all single signals which are combined in any one group to indicate detection of said code.
Claim 3
Dependent Claim 31 words
The method according to claim 1, in which: the step of logically combining at least two bit signals comprises combining at least two bit signals in four differing bit signal combinations.
Claim 4
Dependent Claim 41 words
The method according to claim 1, in which: the step of logically combining different single signals fewer in number than the total number of single signals comprises combining single signals, one less in number than the total number of single signals.
Claim 5
Dependent Claim 47 words
The method according to claim 1, in which: the step of combining at least two bit signals comprises combining bit signals in four different bit signal combinations, and the step of logically combining different single signals comprises combining three different single signals in each single signal group.

References Cited (Backward Citations)

US5172380A Cited
US5200864A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-12-06 1997-06-07 1997-12-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-12-06 2001-06-07 2001-12-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-12-06 2005-06-07 2005-12-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag