US5293381A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Byte tracking system and method
Assignee: Advanced Micro Devices Inc
•
Filing: 1992-03-27
•
Granted: 1994-03-08
•
Expires: 2012-03-27
Abstract
Abstract A byte tracking system (60) has a 32-bit wide system data bus (34). System bus interface unit (48) connects the system bus (34) to the transmit FIFO buffer memory (42) to supply 4-byte data words (62) to the FIFO buffer memory (42). The FIFO buffer memory (42) has word write and read accessibility. A 4:1 multiplexer (64) is connected at the output side of the FIFO buffer memory (42) by a 32-bit wide bus (66). The multiplexer (64) is used to multiplex correct bytes (63) from the data words (62) to an 8-bit output bus (68). A byte tracker circuit (70) controls the multiplexer (64) and determines which byte (63) is to be sent to the output bus (68). The bytes (63) supplied to output bus (68) are converted by a parallel to serial converter (69) to a serial bit stream, which is supplied to Manchester encoder/decoder (36).
Inventors
- 👤 Henry S.-F. Choy
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 16:28
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4004; G06F13/4009; G06F13/4018
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
159 words
A system for transferring data in multiple byte words between a first bus and a second bus having different widths, which comprises a system interface connected to said first bus, a first-in-first-out buffer memory having an input connected to said system interface by a system interface bus having a width corresponding to said first bus, said first-in-first-out buffer memory being configured to store each multiple byte word in a multiple byte data field with an associated multiple bit byte validity field, said first-in-first-out buffer memory having an output connected by a buffer memory output bus having a width corresponding to said first bus, said buffer memory output bus being connected to a multiplexer, said multiplexer being connected to said second bus, and a byte tracker connected to the byte validity fields of said first-in-first-out buffer memory and to said multiplexer to control operation of said multiplexer to provide valid bytes from said first-in-first-out buffer memory to said second bus.
Claim 2
Independent Claim
159 words
A system for transferring data in multiple byte words between a first bus and a second bus having different widths, which comprises a system interface connected to said first bus, a first-in-first-out buffer memory having an input connected to said system interface by a system interface bus having a width corresponding to said first bus, said first-in-first-out buffer memory being configured to store each multiple byte word in a multiple byte data field with an associated multiple bit byte validity field, said first-in-first-out buffer memory having an output connected by a buffer memory output bus having a width corresponding to said first bus, said buffer memory output bus being connected to a multiplexer, said multiplexer being connected to said second bus, and a byte tracker connected to the byte validity fields of said first-in-first-out buffer memory and to said multiplexer to control operation of said multiplexer to provide valid bytes from said first-in-first-out buffer memory to said second bus.
Claim 3
Dependent Claim
27 words
The system of claim 1 additionally comprising a parallel to serial converter connected to said second bus to provide the valid bytes as a serial bit stream.
Claim 4
Dependent Claim
40 words
The system of claim 1 in which said byte tracker comprises logic for determining valid bytes, a mask state machine connected to said logic for determining valid bytes, and a priority encoder connected to said logic for determining valid bytes.
Claim 5
Independent Claim
94 words
A method for transferring data in multiple byte words between a first bus and a second bus having different widths, which comprises storing the multiple byte words in a first-in-first-out buffer memory, storing associated multiple bit byte validity data for each of the multiple byte words in the first-in-first-out buffer memory, supplying the multiple byte words to a multiplexer, determining which bytes of the multiple byte words contain valid data using the multiple bit byte validity data, and supplying the valid bytes from the multiple byte words to the second bus from the multiplexer.
Claim 6
Independent Claim
94 words
A method for transferring data in multiple byte words between a first bus and a second bus having different widths, which comprises storing the multiple byte words in a first-in-first-out buffer memory, storing associated multiple bit byte validity data for each of the multiple byte words in the first-in-first-out buffer memory, supplying the multiple byte words to a multiplexer, determining which bytes of the multiple byte words contain valid data using the multiple bit byte validity data, and supplying the valid bytes from the multiple byte words to the second bus from the multiplexer.
Claim 7
Dependent Claim
26 words
The method of claim 4 additionally comprising converting the valid bytes supplied to the second bus from a parallel data stream to a serial bit stream.
References Cited (Backward Citations)
US3988545A
Cited
US4309765A
Cited
EP0290172A2
Cited
US5014272A
Cited
EP0364720A1
Cited
EP0388300A2
Cited
US5020055A
Cited
US4974225A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-03-07 | 1997-09-06 | 1998-03-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-03-07 | 2001-09-06 | 2002-03-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-03-07 | 2005-09-06 | 2006-03-08 | $7700.00 | Window Closed / Lapsed |