US5327372A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device
Assignee: Panasonic Holdings Corp
•
Filing: 1993-01-14
•
Granted: 1994-07-05
•
Expires: 2013-01-14
Abstract
Abstract A CAM cell array for storing a logical address is divided into first to third CAM sections. A first partition switch circuit intervenes between a zeroth piece of sense line connected to a sense circuit and a first piece of sense line for the first CAM section. The sense circuit is a circuit for selecting a RAM cell array in which a physical address to be read out is stored. A second partition switch circuit intervenes between the first piece of sense line and a second piece of sense line for the second CAM section. A third partition switch circuit intervenes between the second piece of sense line and a third piece of sense line for the third CAM section. By controlling switching operation of respective partition switch circuits according to page size, optimum length of the sense line is utilized, thus achieving a high-speed address translation.
Inventors
- 👤 Akihisa Oka
- 👤 Seiji Yamaguchi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 06:24
CPC Classifications
G; G11; G11C; G11C8/00; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/10; G06F12/1027; G11C15/00; G11C15/04; G06F2212/00; G06F2212/65; G06F2212/652
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
258 words
A semiconductor memory device comprising: a plurality of first memory cell arrays which share first bit lines with each other, each of said plural first memory cell arrays having a first word line and a sense line, and having functions of storing information on said first bit lines at assertion of said first word line and of asserting said sense line when the stored information conforms to other information on said first bit lines; a plurality of second memory cell arrays which share second bit lines and third bit lines with each other, said second and third bit lines being separated from each other, each of said plural second memory cell arrays sharing said first word line with one of said plural first memory cell arrays so as to compose one entry, each of said plural second memory cell arrays having a second word line and having functions of storing information on said second bit lines at assertion of said first word line and of outputting the stored information onto said third bit lines at assertion of said second word line; a plurality of sense circuits intervening between said plural first memory cell arrays and said plural second memory cell arrays, each of said plural sense circuits having a function of asserting said second word line of one of said plural second memory cell arrays at assertion of said sense line of corresponding one of said plural first memory cell arrays in the same entry; and an entry selecting circuit for asserting one of said first word lines.
Claim 2
Dependent Claim
258 words
A semiconductor memory device comprising: a plurality of first memory cell arrays which share first bit lines with each other, each of said plural first memory cell arrays having a first word line and a sense line, and having functions of storing information on said first bit lines at assertion of said first word line and of asserting said sense line when the stored information conforms to other information on said first bit lines; a plurality of second memory cell arrays which share second bit lines and third bit lines with each other, said second and third bit lines being separated from each other, each of said plural second memory cell arrays sharing said first word line with one of said plural first memory cell arrays so as to compose one entry, each of said plural second memory cell arrays having a second word line and having functions of storing information on said second bit lines at assertion of said first word line and of outputting the stored information onto said third bit lines at assertion of said second word line; a plurality of sense circuits intervening between said plural first memory cell arrays and said plural second memory cell arrays, each of said plural sense circuits having a function of asserting said second word line of one of said plural second memory cell arrays at assertion of said sense line of corresponding one of said plural first memory cell arrays in the same entry; and an entry selecting circuit for asserting one of said first word lines.
Claim 3
Dependent Claim
185 words
The semiconductor memory device according to claim 1, wherein: each of said plural first memory cell arrays is composed as an associative memory cell array having a plurality of memory cells and includes: first to "N"th associative memory sections into which said associative memory cell array is divided, where N≧2; first to "N"th partition switch circuits which are arranged on said sense line for said associative memory cell array so as to divide said sense line into zeroth to "N"th pieces, which allow said first to "N"th associative memory sections individually to discharge said first to "N"th pieces of sense line, and respective switching operations of which are controlled by first to "N"th array control signals; and first to "N"th precharge circuits for precharging said first to "N"th pieces of sense line respectively, and each of said plural sense circuits has functions of precharging said zeroth piece of sense line and of asserting said second word line by amplifying a potential of said zeroth to "M"th pieces of sense line, where 0≦M≦N, according to a switching pattern of said first to "N"th partition switch circuits.
Claim 4
Dependent Claim
151 words
A semiconductor memory device comprising: first to "N"th associative memory sections into which one associative memory cell array having a plurality of memory cells is divided, where N≧2; first to "N"th partition switch circuits which are arranged on one sense line for said associative memory cell array so as to divide said sense line into zeroth to "N"th pieces, which allow said first to "N"th associative memory sections individually to discharge said first to "N"th pieces of sense line, and respective switching operations of which are controlled by first to "N"th array control signals; first to "N"th precharge circuits for precharging said first to "N"th pieces of sense line respectively; and a sense circuit for precharging said zeroth piece of sense line and for amplifying a potential of said zeroth to "M"th pieces of sense line, where 0≦M≦N, according to a switching pattern of said first to "N"th partition switch circuits.
Claim 5
Dependent Claim
151 words
A semiconductor memory device comprising: first to "N"th associative memory sections into which one associative memory cell array having a plurality of memory cells is divided, where N≧2; first to "N"th partition switch circuits which are arranged on one sense line for said associative memory cell array so as to divide said sense line into zeroth to "N"th pieces, which allow said first to "N"th associative memory sections individually to discharge said first to "N"th pieces of sense line, and respective switching operations of which are controlled by first to "N"th array control signals; first to "N"th precharge circuits for precharging said first to "N"th pieces of sense line respectively; and a sense circuit for precharging said zeroth piece of sense line and for amplifying a potential of said zeroth to "M"th pieces of sense line, where 0≦M≦N, according to a switching pattern of said first to "N"th partition switch circuits.
Claim 6
Dependent Claim
26 words
The semiconductor memory device according to claim 3, further comprising a decode circuit for decoding one binary signal to said first to "N"th array control signals.
Claim 7
Dependent Claim
36 words
The semiconductor memory device according to claim 3, further comprising first to "N"th latch circuits for holding said first to "N"th array control signals to be given to said first to "N"th partition switch circuits respectively.
Claim 8
Dependent Claim
55 words
The semiconductor memory device according to claim 3, further comprising first to "N"th precharge switch circuits intervening between said first to "N"th pieces of sense line and said first to "N"th precharge circuits respectively, respective switching operations of said first to "N"th precharge switch circuits being controlled by said first to "N"th array control signals.
Claim 9
Dependent Claim
36 words
The semiconductor memory device according to claim 6, further comprising first to "N"th latch circuits for holding said first to "N"th array control signals to be given to said first to "N"th precharge switch circuits respectively.
Claim 10
Dependent Claim
72 words
The semiconductor memory device for an address translation of variable page size according to claim 3, wherein a total memory cell number of said first to "N"th associative memory sections is equal to a bit number of a longest index in a logical address, and first to "N"th partial indexes into which said longest index is divided are given to said first to "N"th associative memory sections respectively as information for comparison.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-07-04 | 1998-01-03 | 1998-07-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-07-04 | 2002-01-03 | 2002-07-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-07-04 | 2006-01-03 | 2006-07-05 | $7700.00 | Window Closed / Lapsed |