US5357466A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Flash cell with self limiting erase and constant cell current
Assignee: United Microelectronics Corp
•
Filing: 1993-07-14
•
Granted: 1994-10-18
•
Expires: 2013-07-14
Abstract
Abstract A Flash memory cell has a self-limiting erase to prevent over-erase and delivers a preset constant read current. The memory cell comprises first and second MOS transistors. The first and second transistors have a common source, first and second separate drains, a common floating gate and a common control gate. The first transistor has a higher threshold voltage than the second transistor. The cell is programmable by introducing a charge into the common floating gate. The cell is erasable by applying a voltage to the common source to discharge the floating gate. A feedback path is provided between the drain of the second transistor and the common control gate to limit the discharge to prevent over-erasing. The cell can be read by applying a read voltage to the common control gate. Because the erase is limited due to feedback, and there is no problem with over-erase, the threshold voltage of the first transistor is constant and known, and a preset constant read current is generated between the common source and the drain of the first transistor.
Inventors
- 👤 Gary Hong
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 21:08
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/34; G11C16/3436; G11C16/3468; G11C16/3477; G11C16/04; G11C16/0408; G11C16/0441; G11C16/10; G11C16/14; G11C16/3472
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
122 words
A memory cell comprising a source region and first and second drain regions formed in a semiconductor substrate, said source region being separated from said first and second drain regions by first and second channels, a floating gate and a control gate overlying said source region and said first and second channels, said cell be programmable by charging said floating gate, said cell being erasable by discharging said floating gate, said cell including feedback means connected between said second drain region and said control gate for limiting said discharging, said cell being readable by applying a read voltage to said control gate to generate a preset constant current between said source region and said first drain region when said cell is erased.
Claim 2
Dependent Claim
122 words
A memory cell comprising a source region and first and second drain regions formed in a semiconductor substrate, said source region being separated from said first and second drain regions by first and second channels, a floating gate and a control gate overlying said source region and said first and second channels, said cell be programmable by charging said floating gate, said cell being erasable by discharging said floating gate, said cell including feedback means connected between said second drain region and said control gate for limiting said discharging, said cell being readable by applying a read voltage to said control gate to generate a preset constant current between said source region and said first drain region when said cell is erased.
Claim 3
Dependent Claim
24 words
The memory cell of claim 1 wherein said feedback means includes an impedance element connected between said second drain region and said control gate.
Claim 4
Dependent Claim
37 words
The memory cell of claim 1 wherein a first transistor comprising said source region and said first drain region has a higher threshold voltage than a second transistor comprising said source region and said second drain region.
Claim 5
Dependent Claim
115 words
A memory cell comprising first and second transistors having a common source, first and second separate drains, a common floating gate and a common control gate, said first transistor having a larger threshold voltage than said second transistor, said cell be programmable by charging said common floating gate, said cell being erasable by discharging said common floating gate, said cell including feedback means connected between said second drain and said common control gate to limit said discharging, said cell being readable by applying a predetermined read voltage to said common control gate and said first drain to cause a predetermined current to flow between said source and said first drain when said cell is erased.
Claim 6
Dependent Claim
115 words
A memory cell comprising first and second transistors having a common source, first and second separate drains, a common floating gate and a common control gate, said first transistor having a larger threshold voltage than said second transistor, said cell be programmable by charging said common floating gate, said cell being erasable by discharging said common floating gate, said cell including feedback means connected between said second drain and said common control gate to limit said discharging, said cell being readable by applying a predetermined read voltage to said common control gate and said first drain to cause a predetermined current to flow between said source and said first drain when said cell is erased.
Claim 7
Independent Claim
126 words
A method for operating a memory cell including first and second transistors comprising a common source, first and second drains, a common floating gate, and a common control gate, said first transistor having a higher threshold voltage than said second transistor, said method comprising the steps of: programming said cell by placing a charge on said common floating gate, erasing said cell by applying a voltage to said common source to discharge said floating gate and feeding back a voltage at said second drain to said common control gate to limit said discharge, and reading said cell by applying a read voltage to said common control gate to generate a preset constant current between said common source and said first drain when said cell is erased.
Claim 8
Independent Claim
126 words
A method for operating a memory cell including first and second transistors comprising a common source, first and second drains, a common floating gate, and a common control gate, said first transistor having a higher threshold voltage than said second transistor, said method comprising the steps of: programming said cell by placing a charge on said common floating gate, erasing said cell by applying a voltage to said common source to discharge said floating gate and feeding back a voltage at said second drain to said common control gate to limit said discharge, and reading said cell by applying a read voltage to said common control gate to generate a preset constant current between said common source and said first drain when said cell is erased.
Claim 9
Dependent Claim
102 words
A memory cell comprising first and second MOS transistors having a common source, first and second separate drains, a common floating gate and a common control gate, said first transistor having a larger threshold voltage than said second transistor, said cell being erasable by applying a voltage to said common source to discharge said floating gate and feeding back a voltage from said second drain to said common control gate to limit said discharge, said cell being readable by applying a read voltage to said common control gate and generating a preset constant current between said common source and said first drain.
Claim 10
Dependent Claim
102 words
A memory cell comprising first and second MOS transistors having a common source, first and second separate drains, a common floating gate and a common control gate, said first transistor having a larger threshold voltage than said second transistor, said cell being erasable by applying a voltage to said common source to discharge said floating gate and feeding back a voltage from said second drain to said common control gate to limit said discharge, said cell being readable by applying a read voltage to said common control gate and generating a preset constant current between said common source and said first drain.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-10-17 | 1998-04-18 | 1998-10-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-10-17 | 2002-04-18 | 2002-10-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-10-17 | 2006-04-18 | 2006-10-18 | $7700.00 | Window Closed / Lapsed |