US5369595A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of combining gate array and standard cell circuits on a common semiconductor chip
Assignee: International Business Machines Corp
•
Filing: 1991-03-28
•
Granted: 1994-11-29
•
Expires: 2011-03-28
Abstract
Abstract A method and semiconductor structure are provided for intermixing circuits of two or more different cell classes, such as standard cells and gate array cells, on a common chip or substrate with minimum gound rule separation between adjacent cells of different classes. Cell locations are defined with given boundaries and contiguously arranged on the surface of a semiconductor chip, and then either standard cell type or gate array type circuits are formed within any of the cell locations to provide a structure for balancing chip density and performance versus hardware turn-around-time.
Inventors
- 👤 Elliot L. Gould
- 👤 Douglas W. Kemerer
- 👤 Lance A. McAllister
- 👤 Ronald A. Piro
- 👤 Guy R. Richardson
- 👤 Deborah A. Wellburn
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 05:34
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/90; H10D84/903; H10D84/907; H10D89/00; H10D89/10
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
135 words
A logic structure comprising a semiconductor substrate having an edge, and having a plurality of contiguous inner cell locations and a plurality of contiguous outer cell locations defined therein, said outer cell locations being disposed between said inner cell locations and said edge of said substrate, a plurality of logic circuits of a first cell type disposed within selected ones of said plurality of contiguous inner cell locations, a plurality of logic circuits of a second cell type disposed within remaining ones of said plurality of contiguous inner cell locations, a plurality of input/output circuits of said first cell type disposed within selected ones of said plurality of contiguous outer cell locations, and a plurality of input/output circuits of said second cell type disposed with remaining ones of said plurality of contiguous outer cell locations.
Claim 2
Dependent Claim
135 words
A logic structure comprising a semiconductor substrate having an edge, and having a plurality of contiguous inner cell locations and a plurality of contiguous outer cell locations defined therein, said outer cell locations being disposed between said inner cell locations and said edge of said substrate, a plurality of logic circuits of a first cell type disposed within selected ones of said plurality of contiguous inner cell locations, a plurality of logic circuits of a second cell type disposed within remaining ones of said plurality of contiguous inner cell locations, a plurality of input/output circuits of said first cell type disposed within selected ones of said plurality of contiguous outer cell locations, and a plurality of input/output circuits of said second cell type disposed with remaining ones of said plurality of contiguous outer cell locations.
Claim 3
Dependent Claim
24 words
A logic structure as set forth in claim 1 wherein said logic circuits and said input/output circuits include P channel and N channel transistors.
Claim 4
Dependent Claim
57 words
A logic structure as set forth in claim 1 wherein, in both of said plurality of inner cell locations and said plurality of outer cell locations, adjacent circuits of said first cell type are contiguous, and respective adjacent circuits of said first and second cell types are separated from each other by a given ground rule distance.
Claim 5
Dependent Claim
26 words
A logic structure as set forth in claim 3 wherein insulating medium is disposed between said respective adjacent circuits of said first and second cell types.
Claim 6
Dependent Claim
136 words
The logic structure of claim 1, wherein each of said input/output circuits are disposed about the periphery of said substrate and include one or more interface circuit elements that are directly connected to circuits external to said substrate, said logic structure further comprising means for isolating said interface circuit elements from remaining circuit elements of said input/output circuits, said means being disposed about the periphery of said substrate and defining a first plurality of spaces having a first area, within which said interface circuit elements of respective ones of said plurality of input/output circuits of said first cell type are disposed, and defining a second plurality of spaces having a second area, within which said one or more circuit elements of respective ones of said plurality of input/output circuits of said second cell type are disposed.
Claim 7
Dependent Claim
30 words
The logic structure set forth in claim 1, wherein at least one circuit of said second cell type is not adjacent to any other circuit of said second cell type.
Claim 8
Dependent Claim
22 words
The logic structure set forth in claim 6, wherein at least some of said circuits of said second cell type are contiguous.
Claim 9
Dependent Claim
22 words
The logic structure set forth in claim 1, wherein at least some of said circuits of said first cell type are Contiguous.
Claim 10
Dependent Claim
24 words
The logic structure set forth in claim 1, wherein said circuits of said first cell type outnumber said circuits of said second cell type.
References Cited (Backward Citations)
US4412237A
Cited
US4523106A
Cited
US4562453A
Cited
US4513307A
Cited
US4589007A
Cited
US4570176A
Cited
US4633571A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-11-28 | 1998-05-30 | 1998-11-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-11-28 | 2002-05-30 | 2002-11-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-11-28 | 2006-05-30 | 2006-11-29 | $7700.00 | Window Closed / Lapsed |