← Back to Patent Explorer
US5381369A Expired / Lapsed US ⏱️ 0.0 years remaining

Nonvolatile semiconductor memory device using a command control system

Assignee: Toshiba Corp
•
Filing: 1994-02-03
•
Granted: 1995-01-10
•
Expires: 2014-02-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A nonvolatile semiconductor memory device using a command control system comprises a protect cell composed of a nonvolatile memory cell, a protect sense amplifier circuit for reading the data from the protect cell, a high-voltage sensing circuit for supplying a voltage during a programmed operation such as a writing or an erasing operation, a protect control circuit for controlling the protect cell, and a control circuit for reading the data from the protect cell and according to the read-out data, controlling the command to the memory cell array.

Inventors

  • 👤 Shinichi Kikuchi
  • 👤 Kiyotaka Uchigane
  • 👤 Hideo Kato

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 12:25
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/22

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 241 words
An electrically programmable semiconductor memory device comprising: memory cell array means composed of electrically programmable nonvolatile memory cells; memory peripheral circuit means for specifying an address according to an external signal for said memory cell array means and performing an access operation; high-voltage supplying means for data program-related control of said memory cell array means; command register circuit means for supplying a command signal for performing a programmed operation to said memory cell array means according to an external control signal; command signal transfer means for controlling said memory peripheral circuit to perform at least one of a programmed and a reading operation on a given memory cell in said memory cell array means according to said command signal; nonvolatile protect memory means from which data is read whenever a programmed operation is performed on said memory cell array means; sensing means for supplying to said command register circuit means a control signal used when a programmed operation is performed on said protect memory means; protect sense amplifier circuit means for reading data from said protect memory means; protect control circuit means for controlling said protect memory means and said protect sense amplifier circuit means on the basis of the command signal from said command register circuit means; and control circuit means for controlling said high-voltage supplying means to control a programmed operation on said memory cell on the basis of the readout data from said protect sense amplifier circuit means.
Claim 2
Dependent Claim 241 words
An electrically programmable semiconductor memory device comprising: memory cell array means composed of electrically programmable nonvolatile memory cells; memory peripheral circuit means for specifying an address according to an external signal for said memory cell array means and performing an access operation; high-voltage supplying means for data program-related control of said memory cell array means; command register circuit means for supplying a command signal for performing a programmed operation to said memory cell array means according to an external control signal; command signal transfer means for controlling said memory peripheral circuit to perform at least one of a programmed and a reading operation on a given memory cell in said memory cell array means according to said command signal; nonvolatile protect memory means from which data is read whenever a programmed operation is performed on said memory cell array means; sensing means for supplying to said command register circuit means a control signal used when a programmed operation is performed on said protect memory means; protect sense amplifier circuit means for reading data from said protect memory means; protect control circuit means for controlling said protect memory means and said protect sense amplifier circuit means on the basis of the command signal from said command register circuit means; and control circuit means for controlling said high-voltage supplying means to control a programmed operation on said memory cell on the basis of the readout data from said protect sense amplifier circuit means.
Claim 3
Dependent Claim 33 words
An electrically programmable semiconductor memory device according to claim 1, wherein said memory cell array means is divided into memory cell array blocks, each of which is provided with said protect memory means.
Claim 4
Dependent Claim 33 words
An electrically programmable semiconductor memory device according to claim 1, wherein said memory cell array means is divided into memory cell array blocks, each of which is provided with said protect memory means.
Claim 5
Dependent Claim 24 words
An electrically programmable semiconductor memory device according to claim 2, further comprising block decoder means for accessing each of said memory cell array blocks.
Claim 6
Dependent Claim 28 words
An electrically programmable semiconductor memory device according to claim 1, wherein said command register circuit means contains protect command register circuit means for controlling said protect memory means.
Claim 7
Dependent Claim 55 words
An electrically programmable semiconductor memory device according to claim 5, wherein said protect command register circuit means contains a first and a second protect command register circuit for performing programmed operations including a writing and an erasing operation and a third protect command register circuit for performing a reading operation, on said protect memory means.
Claim 8
Dependent Claim 22 words
An electrically programmable semiconductor memory device according to claim 1, wherein said protect memory means is composed of a single nonvolatile transistor.
Claim 9
Dependent Claim 27 words
An electrically programmable semiconductor memory device according to claim 1, wherein said sensing circuit means is activated when applied with a high-voltage signal from an external pin.
Claim 10
Dependent Claim 21 words
An electrically programmable semiconductor memory device according to claim 8, wherein said external pin is a pin other than address pins.
Claim 11
Dependent Claim 18 words
An electrically programmable semiconductor memory device according to claim 8, wherein said external pin is an address pin.

References Cited (Backward Citations)

US5097445A Cited
JPH02270196A Cited
US5124946A Cited
US5287317A Cited
US5325499A Cited
US5245572A Cited
US5313429A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-01-09 1998-07-11 1999-01-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-01-09 2002-07-11 2003-01-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-01-09 2006-07-11 2007-01-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag