Address translator having a high speed data comparator

Claim 1

An address translator for translating an externally applied first logical address into a physical address, comprising; a) physical address storage means for storing the physical address; b) logical address storage means for storing a second logical address corresponding to the physical address stored in said physical address storage means, said logical address storage means generating a logical address detection signal when said first and second logical addresses match one another and causing said physical address storage means to output the physical address corresponding to the externally applied first logical address; and c) a plurality of LRU circuits each having an input/output port and each storing a count value for each entry of the externally applied first logical address matching said second logical address, and in response to the logical address detection signal, one of said plurality of LRU circuits providing the count value stored therein to said input/output port of the other LRU circuits and each of the other LRU circuits comparing the count value stored therein with the count value provided by said one of said plurality of LRU circuits, wherein each LRU circuit includes: i) a plurality of partial match detecting means each for comparing a corresponding portion of the count value provided by said one of said LRU circuits to provide a partial match signal, and ii) bypass means connected to two adjacent partial match detecting means and responsive to the partial match signal of a higher partial match detecting means for bypassing a lower partial match signal of the corresponding portion of the count value of the lower partial match detecting means to a next higher partial matching detecting means.