US5414830A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for serialization and deserialization of data, and resultant system for digital transmission of serial data
Assignee: Bull SAS
•
Filing: 1991-07-09
•
Granted: 1995-05-09
•
Expires: 2011-07-09
Abstract
Abstract The apparatus 15 for serialization of words of N bits SYNC, OP, D0-D7 produces N clock signals CL0-CL9 of period T, delayed successively by T/N, to control respective registers (36, 38, 39) for the successive output of the bits of each word. An adder (40) reunites these bits in a serial data transmission signal (TS). The deserialization is applicable in particular to network transmission systems, and especially to information processing systems.
Inventors
- 👤 Roland Marbot
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 00:34
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/76; H; H03; H03M; H03M9/00
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
98 words
An apparatus (15) for serialization of words of N parallel bits comprising means (21) for simultaneously generating N clock signals (CL0-CL9) recurring at a period T and successively occurring with a delay of T/N therebetween, control circuit means (36, 38, 39) for receiving the N clock signals and responsive to the bits of each of said words for generating N output bits successively occurring at a rate corresponding to the occurrence of said N clock signals, and means (40) for serially arranging the N output bits issued from each of said words to form a serial signal (TS).
Claim 2
Independent Claim
98 words
An apparatus (15) for serialization of words of N parallel bits comprising means (21) for simultaneously generating N clock signals (CL0-CL9) recurring at a period T and successively occurring with a delay of T/N therebetween, control circuit means (36, 38, 39) for receiving the N clock signals and responsive to the bits of each of said words for generating N output bits successively occurring at a rate corresponding to the occurrence of said N clock signals, and means (40) for serially arranging the N output bits issued from each of said words to form a serial signal (TS).
Claim 3
Dependent Claim
22 words
The apparatus of claim 1, wherein the control circuit means includes a buffer block (22) for memorization of the N parallel bits.
Claim 4
Dependent Claim
22 words
The apparatus of claim 1, wherein means (40) for serially arranging the N output bits includes a tree of EXCLUSIVE-OR gates (41).
Claim 5
Dependent Claim
28 words
The apparatus of claim 1, wherein said control circuit means includes a number of registers N that respectively receive the N parallel bits and the N clock signals.
Claim 6
Dependent Claim
18 words
The apparatus of claim 4, wherein the N registers comprise registers for encoding the respective N parallel bits.
Claim 7
Dependent Claim
42 words
The apparatus of claim 5, wherein a signal input of each register is provided to an output of an EXCLUSIVE-OR gate (37) having one input receiving one of the N parallel bits and another input connected to an output of the register.
Claim 8
Independent Claim
70 words
An apparatus (19) for deserialization of words of N serial bits comprising means (42) for simultaneously generating N clock signals (CL0-CL9) recurring at a period T and successively occurring with a delay of T/N therebetween, and control means (69) responsive to at least a predetermined number n of the N clock signals to provide a parallel output corresponding to a respective number n of bits of each of the words.
Claim 9
Independent Claim
70 words
An apparatus (19) for deserialization of words of N serial bits comprising means (42) for simultaneously generating N clock signals (CL0-CL9) recurring at a period T and successively occurring with a delay of T/N therebetween, and control means (69) responsive to at least a predetermined number n of the N clock signals to provide a parallel output corresponding to a respective number n of bits of each of the words.
Claim 10
Dependent Claim
25 words
The apparatus of claim 7, and further comprising means (20) for putting n bits of the parallel output in the same order as that transmitted.
Claim 11
Dependent Claim
31 words
The apparatus of claim 7, wherein the control means includes the number n of registers receiving said respective n bits of each word and controlled by the respective n clock signals.
Claim 12
Dependent Claim
14 words
The apparatus of claim 9, wherein the registers comprise means for decoding respective bits.
Claim 13
Dependent Claim
35 words
The apparatus of claim 9, wherein the control means includes EXCLUSIVE-OR gates (70) each having one input connected to the output of a register and another input connected to the output of a preceding register.
Claim 14
Independent Claim
134 words
A system (10) for digital data transmission, including a transmitter (12) using a clock signal (CL) recurring at a period T and a parallel input signal (DS), said transmitter including a serializer (15) and an encoder to transmit a serial signal (TS) at a transmission rate R, and a receiver (13) connected to receive the serial signal and including a clock recuperator (18) for recovering the clock signal from the serial signal, a deserializer (19) and a decoder to supply a parallel output signal Dout wherein the period T of the clock signal is a multiple N of the transmission rate R and wherein at least one of the serializer and deserializer includes means for simultaneously generating N clock signals recurring at a period T and succesively occurring with a delay of T/N therebetween.
Claim 15
Independent Claim
134 words
A system (10) for digital data transmission, including a transmitter (12) using a clock signal (CL) recurring at a period T and a parallel input signal (DS), said transmitter including a serializer (15) and an encoder to transmit a serial signal (TS) at a transmission rate R, and a receiver (13) connected to receive the serial signal and including a clock recuperator (18) for recovering the clock signal from the serial signal, a deserializer (19) and a decoder to supply a parallel output signal Dout wherein the period T of the clock signal is a multiple N of the transmission rate R and wherein at least one of the serializer and deserializer includes means for simultaneously generating N clock signals recurring at a period T and succesively occurring with a delay of T/N therebetween.
Claim 16
Dependent Claim
43 words
The system of claim 12, wherein the deserializer includes means for generating N clock signals recurring at the period T and successively occurring with a delay of T/N therebetween, and further wherein said clock recuperator comprises said means for generating N clock signals.
References Cited (Backward Citations)
US3587043A
Cited
US3993957A
Cited
US4499454A
Cited
US4404681A
Cited
US4496934A
Cited
EP0081750A1
Cited
US4628298A
Cited
EP0220802A2
Cited
US5079770A
Cited
US4715050A
Cited
US4922141A
Cited
WO1988005236A1
Cited
US5148385A
Cited
US4864303A
Cited
EP0292943A2
Cited
US4873491A
Cited
EP0313875A2
Cited
US4912433A
Cited
US5025257A
Cited
EP0346896A2
Cited
US5040195A
Cited
US4972161A
Cited
US5084891A
Cited
US5079519A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-05-08 | 1998-11-07 | 1999-05-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-05-08 | 2002-11-07 | 2003-05-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-05-08 | 2006-11-07 | 2007-05-09 | $7700.00 | Window Closed / Lapsed |