US5434868A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fault tolerant memory
Assignee: International Business Machines Corp
•
Filing: 1993-08-30
•
Granted: 1995-07-18
•
Expires: 2013-08-30
Abstract
Abstract A fault tolerant memory system including a plurality of memory chips arranged to produce an array of addressable locations. Each addressable location has a plurality of data bits and a plurality of check bits for checking the integrity of all the data bits and check bits at a given addressable location. A pool of spare chips including at least two spare chips are available for assignment to replace any of the memory chips or a previously assigned spare chip in the event that a chip failure is identified. A memory maintenance facility for detecting and assigning spares, in response to the data bits and the check bits read from a given location in memory, is provided for detecting a failing memory chip or previously assigned spare chip and for assigning a previously unassigned spare chip to replace the failing memory chip or previously assigned spare chip.
Inventors
- 👤 Frederick J. Aichelmann, Jr.
- 👤 Cecil A. Branson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 10:35
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/78; G11C29/80; G11C29/808; G06; G06F; G06F11/00; G06F11/07; G06F11/08; G06F11/10; G06F11/1008; G06F11/1044; G11C29/83; G11C29/832; G06F2201/00; G06F2201/88
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
132 words
A fault tolerant memory system comprising, in combination: an array of memory chips arranged in at least two dimensions and having addressable locations, each addressable memory location containing a plurality of data bits and a plurality of check bits for checking the integrity of all the data bits and check bits at a given addressable location; a pool of spare chips including at least two spare chips which may be assigned to replace any of said memory chips or a previously assigned spare chip; and means for detecting, in response to said data bits and said check bits read from a given memory location, a failing memory chip or previously assigned spare chip and for assigning a previously unassigned spare chip to replace the failing memory chip or previously assigned spare chip.
Claim 2
Dependent Claim
132 words
A fault tolerant memory system comprising, in combination: an array of memory chips arranged in at least two dimensions and having addressable locations, each addressable memory location containing a plurality of data bits and a plurality of check bits for checking the integrity of all the data bits and check bits at a given addressable location; a pool of spare chips including at least two spare chips which may be assigned to replace any of said memory chips or a previously assigned spare chip; and means for detecting, in response to said data bits and said check bits read from a given memory location, a failing memory chip or previously assigned spare chip and for assigning a previously unassigned spare chip to replace the failing memory chip or previously assigned spare chip.
Claim 3
Dependent Claim
41 words
The fault tolerant memory of claim 1 wherein the number of check bits is determined by the smallest digit r which satisfies the equation k+r≦2.sup.(r-1) where k is the number of data bits and r is the number of check bits.
Claim 4
Dependent Claim
35 words
The fault tolerant memory of claim 1 additionally including error correction means responsive to said data bits and said check bits to correct the data read from the memory when a correctable error is detected.
Claim 5
Dependent Claim
56 words
The fault tolerant memory of claim 1 additionally including means for reading a spare memory chip when it has been assigned to replace an addressed memory chip previously determined to have failed and to merge the data read from said assigned spare memory chip into the desired bit position of the data read from the memory.
References Cited (Backward Citations)
US3331058A
Cited
US3436734A
Cited
DE2823457A1
Cited
US4456993A
Cited
US4393474A
Cited
US4450559A
Cited
US4485471A
Cited
US4483001A
Cited
US4479214A
Cited
US4458349A
Cited
US4488298A
Cited
US4584682A
Cited
US4584681A
Cited
US4653050A
Cited
WO1987003716A2
Cited
US4993030A
Cited
US5148432A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-07-17 | 1999-01-16 | 1999-07-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-07-17 | 2003-01-16 | 2003-07-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-07-17 | 2007-01-16 | 2007-07-18 | $7700.00 | Window Closed / Lapsed |