← Back to Patent Explorer
US5455928A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for modeling bidirectional or multiplicatively driven signal paths in a system to achieve a general purpose statically scheduled simulator

Assignee: Cadence Design Systems Inc
•
Filing: 1993-06-14
•
Granted: 1995-10-03
•
Expires: 2013-06-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method is disclosed whereby systems having bidirectional and/or multiplicatively driven data paths are statically scheduled for simulation. The method flattens the netlist to convert bidirectional data flow paths into unidirectional, multiplicatively driven data paths. All drivers connected to multiplicatively driven data paths (or nets) are isolated from the net using a bus resolution block. The bus resolution block implements a resolution function which permits the system to be statically scheduled for simulation. Simulation speed is increased substantially thereby.

Inventors

  • 👤 Lars G. Herlitz

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 19:36
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/32; G06F30/33

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 84 words
A method of statically scheduling the execution of a system having bidirectional and multiplicatively driven data paths, said method comprising the steps of: a) representing the system as a netlist; b) flattening the netlist to eliminate bidirectional nets; c) for all multiplicatively driven nets, inserting bus resolution blocks between the drivers and the inputs originally connected to the net; d) updating the netlist to reflect the insertion of the bus resolution blocks; and e) statically scheduling the system as reflected in the updated netlist.
Claim 2
Independent Claim 84 words
A method of statically scheduling the execution of a system having bidirectional and multiplicatively driven data paths, said method comprising the steps of: a) representing the system as a netlist; b) flattening the netlist to eliminate bidirectional nets; c) for all multiplicatively driven nets, inserting bus resolution blocks between the drivers and the inputs originally connected to the net; d) updating the netlist to reflect the insertion of the bus resolution blocks; and e) statically scheduling the system as reflected in the updated netlist.

References Cited (Backward Citations)

US4584642A Cited
US5111413A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-10-02 1999-04-03 1999-10-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-10-02 2003-04-03 2003-10-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-10-02 2007-04-03 2007-10-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag