US5497469A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dynamic address translation allowing quick update of the change bit
Assignee: Fujitsu Ltd
•
Filing: 1992-09-02
•
Granted: 1996-03-05
•
Expires: 2012-09-02
Abstract
Abstract A dynamic address translation processing apparatus in a data processing system having a main memory for storing an address conversion table, and a central processing unit for converting a virtual address to a real address by referring the address conversion table. The central processing unit includes a first register for holding the virtual address, a second register for holding a table entry of the address conversion table corresponding to the virtual address held in the first register and, having an update bit indicative that a page in memory has been written to a third register for holding the real address of the table entry held in the second register, a comparison circuit for comparing the virtual address held in the first register with the other virtual address to be converted to the real address, and an update unit for updating the update bit in the table entry held in the second register. When the virtual address coincides with the other virtual address in the comparison circuit, the table entry converted by the update unit is written into an address of the main memory held in the third register.
Inventors
- 👤 Hideki Sakata
- 👤 Tsutomu Tanaka
- 👤 Takao Kato
- 👤 Haruhiko Ueno
- 👤 Akitoshi Ino
- 👤 Yoshihiro Kusano
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 12:42
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/10; G06F12/1027
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
208 words
A virtual memory data processing system comprising: a main memory for storing an address conversion table; and a central processing unit for performing a dynamic address translation operation to translate a virtual address to a real address by referring to the address conversion table, said central processing unit comprising: first storage means for holding a prior translated virtual address; second storage means for holding a table entry of the address conversion table corresponding to the virtual address held in the first storage means, said table entry having an update bit indicating that the memory has been written to; third storage means for holding the real address of the table entry held in the second storage means; comparison means for comparing the prior translated virtual address held in the first storage means with a virtual address to be translated to a real address; and update means for changing contents of the update bit in the table entry held in the second storage means when the virtual memory has been written to, wherein when the virtual address coincides with the other virtual address in the comparison circuit, the table entry changed by the update means is written into an address of the main memory held in the third storage means.
Claim 2
Dependent Claim
208 words
A virtual memory data processing system comprising: a main memory for storing an address conversion table; and a central processing unit for performing a dynamic address translation operation to translate a virtual address to a real address by referring to the address conversion table, said central processing unit comprising: first storage means for holding a prior translated virtual address; second storage means for holding a table entry of the address conversion table corresponding to the virtual address held in the first storage means, said table entry having an update bit indicating that the memory has been written to; third storage means for holding the real address of the table entry held in the second storage means; comparison means for comparing the prior translated virtual address held in the first storage means with a virtual address to be translated to a real address; and update means for changing contents of the update bit in the table entry held in the second storage means when the virtual memory has been written to, wherein when the virtual address coincides with the other virtual address in the comparison circuit, the table entry changed by the update means is written into an address of the main memory held in the third storage means.
Claim 3
Dependent Claim
39 words
A dynamic address translation processing apparatus as claimed in claim 1, wherein the update means converts the update bit from a "0" to a "1" when a first write operation is executed to the corresponding address in the table.
Claim 4
Dependent Claim
41 words
A dynamic address translation processing apparatus as claimed in claim 2, wherein the central processing unit has an address conversion buffer for storing the virtual address and the corresponding real address and obtaining the real address indexed by the virtual address.
Claim 5
Dependent Claim
156 words
A virtual memory data processing system comprising: a main memory for storing an address conversion table including a page table, said address conversion table relating virtual addresses to real addresses; and a central processing unit for performing a dynamic address translation operation to translate a virtual address to a real address by referring to the address conversion table, said central processing unit comprises: an address conversion buffer for storing, and allowing the high speed retrieval of, a plurality of the virtual addresses and real addresses corresponding to the stored virtual addresses, said address conversion buffer comprising: table entries having real addresses corresponding to the virtual addresses of the address conversion table; page table entries; and page table entry addresses corresponding to the page table entries to allow a high speed determination of a page table entry and a corresponding page table entry address to enable a high speed updating the contents of the page table entries.
Claim 6
Dependent Claim
156 words
A virtual memory data processing system comprising: a main memory for storing an address conversion table including a page table, said address conversion table relating virtual addresses to real addresses; and a central processing unit for performing a dynamic address translation operation to translate a virtual address to a real address by referring to the address conversion table, said central processing unit comprises: an address conversion buffer for storing, and allowing the high speed retrieval of, a plurality of the virtual addresses and real addresses corresponding to the stored virtual addresses, said address conversion buffer comprising: table entries having real addresses corresponding to the virtual addresses of the address conversion table; page table entries; and page table entry addresses corresponding to the page table entries to allow a high speed determination of a page table entry and a corresponding page table entry address to enable a high speed updating the contents of the page table entries.
References Cited (Backward Citations)
US4084230A
Cited
US4658356A
Cited
US4638426A
Cited
JPS60254345A
Cited
US4731740A
Cited
US4961135A
Cited
US5233700A
Cited
DE3812602A1
Cited
US5317704A
Cited
US5305444A
Cited
US5386530A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-03-05 | 1999-09-04 | 2000-03-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-03-05 | 2003-09-04 | 2004-03-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-03-05 | 2007-09-04 | 2008-03-05 | $7700.00 | Window Closed / Lapsed |