US5498990A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Reduced CMOS-swing clamping circuit for bus lines
Assignee: Peraso Inc
•
Filing: 1995-04-05
•
Granted: 1996-03-12
•
Expires: 2015-04-05
Abstract
Abstract A memory system having several memory devices coupled to a memory controller through an I/O bus, each memory device including multiple memory modules coupled to a chip I/O interface through an internal bus. The system includes a circuit for driving the I/O bus with a reduced CMOS-swing, a circuit for driving the internal bus with a full CMOS-swing in one bus direction and with a reduced CMOS-swing in the other bus direction, a column address generation circuit for allowing sequentially addressed data to be accessed with the decoder delay being eliminated, and a circuit for re-synchronizing data from a source clock to a destination clock with reduced access latency penalty. Simultaneously writing data into multiple circuit modules significantly increases the write bandwidth of the memory. Also included are a dynamic base-address mapping into an address space, a read or write operation across multiple memory modules, a novel I/O bus format, and a protocol and test mode for testing redundant memory sub-arrays.
Inventors
- 👤 Wingyu Leung
- 👤 Winston Lee
- 👤 Fu-Chieh Hsu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 14:20
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/02; H04L25/026; G; G06; G06F; G06F12/00; G06F12/02; G06F12/06; G06F12/0646; G06F12/0653; G06F12/0661; G06F13/00; G06F13/38; G06F13/40; G06F13/4063; G06F13/4068; G06F13/4072; G06F13/4077; G06F5/00; G06F5/06; G06F5/16; G11; G11C; G11C29/00; G11C29/006; G11C29/04; G11C29/08; G11C29/48; G11C29/70; G11C29/76; G11C29/78; G11C29/80; G11C29/808; G11C29/83; G11C29/832; G11C29/88; H10; H10P; H10P74/00; H10P74/23; H10P74/232; G06F11/00; G06F11/006; G06F11/07; G06F11/08; G06F11/10; G06F11/16; G06F11/1666; H10D; H10D89/00; Y; Y02; Y02D; Y02D10/00
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
88 words
A circuit on a semiconductor device for limiting signal swing on a bus to a reduced CMOS-swing, said bus including a plurality of bus lines, said circuit comprising a clamping circuit for each bus line, wherein said clamping circuit comprises: a feedback circuit sensing a signal on said bus line and in response generating at least one feedback signal; and a complementary source follower responsive to said at least one feedback signal, wherein the source follower restricts said signal on said bus line and provides said reduced CMOS-swing.
Claim 2
Dependent Claim
88 words
A circuit on a semiconductor device for limiting signal swing on a bus to a reduced CMOS-swing, said bus including a plurality of bus lines, said circuit comprising a clamping circuit for each bus line, wherein said clamping circuit comprises: a feedback circuit sensing a signal on said bus line and in response generating at least one feedback signal; and a complementary source follower responsive to said at least one feedback signal, wherein the source follower restricts said signal on said bus line and provides said reduced CMOS-swing.
Claim 3
Dependent Claim
52 words
A circuit as in claim 1, wherein said feedback circuit has a logic threshold which approximates half of a supply voltage, and said feedback signal goes low when said signal on said bus line goes above said threshold, and goes high when said signal on said bus line goes below said threshold.
Claim 4
Dependent Claim
14 words
A circuit as in claim 2, wherein said feedback circuit is a CMOS inverter.
Claim 5
Dependent Claim
18 words
A circuit as in claim 3, wherein said logic threshold is a trip point of said CMOS inverter.
Claim 6
Dependent Claim
32 words
A circuit as in claim 1, wherein said feedback circuit comprises a disable control circuit responsive to a disable signal for generating at least one signal to disable said complementary source follower.
Claim 7
Dependent Claim
18 words
A circuit as in claim 5, wherein said feedback circuit is disabled when said bus line is inactive.
Claim 8
Dependent Claim
14 words
A circuit as in claim 1, wherein said feedback circuit comprises a NAND gate.
Claim 9
Dependent Claim
14 words
A circuit as in claim 1, wherein said feedback circuit comprises a NOR gate.
Claim 10
Dependent Claim
14 words
A circuit as in claim 5 wherein said feedback circuit comprises a push-pull gate.
Claim 11
Dependent Claim
25 words
A circuit as in claim 1, wherein said clamping circuitry is located at one of a driving side and receiving side of said bus line.
Claim 12
Dependent Claim
22 words
A circuit as in claim 1, wherein said clamping circuitry is located at both driving and receiving sides of said bus lines.
Claim 13
Dependent Claim
93 words
A bus line driver circuit for limiting signal swing on a bus line to a reduced CMOS swing, comprising: a CMOS line driver receiving a data input signal and driving said bus line at a full CMOS swing; and a clamping circuit including a feedback circuit sensing a signal on said bus line driven by said CMOS line driver for generating at least one feedback signal, and a complementary source follower responsive to said at least one feedback signal and restricting said signal on said bus line to produce said reduced CMOS swing.
Claim 14
Dependent Claim
93 words
A bus line driver circuit for limiting signal swing on a bus line to a reduced CMOS swing, comprising: a CMOS line driver receiving a data input signal and driving said bus line at a full CMOS swing; and a clamping circuit including a feedback circuit sensing a signal on said bus line driven by said CMOS line driver for generating at least one feedback signal, and a complementary source follower responsive to said at least one feedback signal and restricting said signal on said bus line to produce said reduced CMOS swing.
Claim 15
Dependent Claim
17 words
A bus line driver circuit as in claim 12, wherein said feedback circuit is a CMOS inverter.
Claim 16
Dependent Claim
29 words
A bus line driver circuit as in claim 12, wherein said CMOS line driver has an output voltage swing centered substantially to a logic threshold of said feedback circuit.
Claim 17
Dependent Claim
29 words
A bus line driver circuit as in claim 12, wherein said CMOS line driver and said clamping circuit are located at a driving side and a receiving side respectively.
Claim 18
Dependent Claim
78 words
A circuit on a semiconductor device for providing asymmetrical signal swing on a bi-directional bus in different directions, comprising: a first bus driver at a first bus side circuitry generating a first signal swing for data transfer over said bus in a first bus direction; and a second bus driver circuitry at a second bus side generating a second signal swing different from said first signal swing, for data transfer over said bus in a second bus direction.
Claim 19
Dependent Claim
78 words
A circuit on a semiconductor device for providing asymmetrical signal swing on a bi-directional bus in different directions, comprising: a first bus driver at a first bus side circuitry generating a first signal swing for data transfer over said bus in a first bus direction; and a second bus driver circuitry at a second bus side generating a second signal swing different from said first signal swing, for data transfer over said bus in a second bus direction.
Claim 20
Dependent Claim
18 words
A circuit as in claim 16, wherein said second swing is substantially smaller than said first signal swing.
Claim 21
Dependent Claim
16 words
A circuit as in claim 17, wherein said first signal swing is a full CMOS swing.
Claim 22
Dependent Claim
67 words
A circuit as in claim 16, wherein said first bus driver circuitry comprises a receiver circuit for each bus line, said receiver circuit comprising: a CMOS receiving inverter receiving a signal on said bus line and producing a feedback signal; and a clamping circuit receiving said feedback signal and feedback-clamping said signal on said bus line to produce said second signal swing in said second bus direction.
Claim 23
Dependent Claim
72 words
A circuit as in claim 19, wherein said clamping circuit comprises two stacked transistor pairs, each pair including a P-type and an N-type transistor in series with gates thereof connected, and a clamping stage comprising a P-type and an N-type transistor in series, an output signal of said receiving inverter being furnished to said gates of the two stacked transistor pairs, and said two stacked transistor pairs driving gates of clamping stage.
Claim 24
Dependent Claim
36 words
A circuit as in claim 20, wherein said clamping stage further comprises a disable transistor pair of a P-type and an N-type transistor in series with said P-type and N-type transistor pair of said clamping stage.
References Cited (Backward Citations)
US3585378A
Cited
US3651473A
Cited
US3761879A
Cited
US3849872A
Cited
US3803562A
Cited
US3983537A
Cited
US4038648A
Cited
US4007452A
Cited
US4071887A
Cited
US4063225A
Cited
US4092733A
Cited
US4188670A
Cited
US4227045A
Cited
US4319356A
Cited
US4329685A
Cited
US4379327A
Cited
US4407014A
Cited
US4467400A
Cited
US4458297A
Cited
US4494196A
Cited
US4639861A
Cited
JPS59212962A
Cited
US4615017A
Cited
US4605928A
Cited
US4627058A
Cited
US4703436A
Cited
US4646298A
Cited
US4663758A
Cited
EP0178949A2
Cited
US4653050A
Cited
US4630355A
Cited
US4707808A
Cited
US4667328A
Cited
US4719621A
Cited
US4847615A
Cited
US4906987A
Cited
US4872137A
Cited
US4866508A
Cited
US4943914A
Cited
US4881232A
Cited
US5133064A
Cited
US4926382A
Cited
US5045725A
Cited
US4943966A
Cited
US5055897A
Cited
US4985895A
Cited
US4984192A
Cited
US5111434A
Cited
US4970724A
Cited
US5077738A
Cited
US4980765A
Cited
US4974048A
Cited
EP0389203A2
Cited
US5043820A
Cited
US5020020A
Cited
US5111271A
Cited
US4955020A
Cited
US5187779A
Cited
US5077737A
Cited
US5218686A
Cited
US5077596A
Cited
US5128737A
Cited
US5103424A
Cited
US5252507A
Cited
WO1991016680A1
Cited
US5243703A
Cited
US5261077A
Cited
US5214657A
Cited
US5159273A
Cited
US5204836A
Cited
WO1993018459A1
Cited
WO1993018462A1
Cited
WO1993018463A1
Cited
US5254883A
Cited
US5268639A
Cited
US5329174A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-03-12 | 1999-09-11 | 2000-03-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-03-12 | 2003-09-11 | 2004-03-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-03-12 | 2007-09-11 | 2008-03-12 | $7700.00 | Window Closed / Lapsed |