US5524215A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Bus protocol and method for controlling a data processor
Assignee: NXP USA Inc
•
Filing: 1993-10-05
•
Granted: 1996-06-04
•
Expires: 2013-10-05
Abstract
Abstract A bus protocol uses signals to designate a bus transfer termination (BTT*) and a bus grant relinquish (BGR*). The BTT* signal is an output which is asserted by a bus master which currently has ownership of a bus to indicate to other potential bus masters that a bus transfer is complete and that bus ownership may be transferred to another bus master. The BGR* signal is an input to a bus master. When BGR* is asserted, a bus arbiter/controller is informing the current bus master that the bus must be relinquished as soon as possible, after the deassertion of the Bus Grant signal, with no regard for locked sequences. If BGR* is deasserted, the bus arbiter is informing the current bus master that the bus can be relinquished at a time which is convenient for the current bus master. In general, BGR* is a bit which indicates the urgency of a pending bus ownership transfer.
Inventors
- 👤 James G. Gay
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 11:54
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/42; G06F13/4204; G06F13/4208; G06F13/4213; G06F13/14; G06F13/36; G06F13/362; G06F13/364
Claims Analysis
Total Claims: 30
Claim 1
Independent Claim
299 words
A microprocessor implemented bus protocol method for controlling a bus transfer with a bus controller, the method comprising the steps of: granting bus ownership to a master circuit by asserting a first control signal from a bus controller wherein the granting is conditioned only on the first control signal; transferring data between the master circuit and a device external to the master circuit in response to the assertion of a second control signal which indicates that the bus transfer is to initiated; sending a third control signal from the bus controller to the master circuit wherein the third control signal indicates to the master circuit whether the master circuit bus ownership should be relinquished at the termination of a current bus cycle when the first control signal is deasserted or should be terminated at the discretion of the master circuit when the first control signal is deasserted; deasserting the first control signal to indicate to the master circuit that the bus ownership should be relinquished; relinquishing the bus ownership at either the termination of the current bus cycle or at the discretion of the master circuit as determined by the third control signal; and communicating external to the master circuit that the master circuit has terminated its bus ownership by asserting a fourth control signal wherein the fourth control signal is asserted by the master circuit, the fourth control signal being asserted at a time which is determined by the state of the third control signal and the first control signal, the fourth control signal being tri-stated during bus ownership by the master circuit, being tri-stated during lack of bus ownership by the master circuit, and only being asserted when bus ownership is being transitioned between a granted state and an ungranted state with respect to the master circuit.
Claim 2
Dependent Claim
299 words
A microprocessor implemented bus protocol method for controlling a bus transfer with a bus controller, the method comprising the steps of: granting bus ownership to a master circuit by asserting a first control signal from a bus controller wherein the granting is conditioned only on the first control signal; transferring data between the master circuit and a device external to the master circuit in response to the assertion of a second control signal which indicates that the bus transfer is to initiated; sending a third control signal from the bus controller to the master circuit wherein the third control signal indicates to the master circuit whether the master circuit bus ownership should be relinquished at the termination of a current bus cycle when the first control signal is deasserted or should be terminated at the discretion of the master circuit when the first control signal is deasserted; deasserting the first control signal to indicate to the master circuit that the bus ownership should be relinquished; relinquishing the bus ownership at either the termination of the current bus cycle or at the discretion of the master circuit as determined by the third control signal; and communicating external to the master circuit that the master circuit has terminated its bus ownership by asserting a fourth control signal wherein the fourth control signal is asserted by the master circuit, the fourth control signal being asserted at a time which is determined by the state of the third control signal and the first control signal, the fourth control signal being tri-stated during bus ownership by the master circuit, being tri-stated during lack of bus ownership by the master circuit, and only being asserted when bus ownership is being transitioned between a granted state and an ungranted state with respect to the master circuit.
Claim 3
Dependent Claim
88 words
The bus protocol method of claim 1 wherein the step of communicating external to the master circuit that the master circuit has terminated its bus ownership by asserting the fourth control signal comprises the steps of: driving the fourth control signal to a logic zero value for only a single first clock cycle of the master circuit; and driving the fourth control signal to a logic one value for only a single second clock cycle wherein the second clock cycle directly follows the first clock cycle in time.
Claim 4
Dependent Claim
111 words
The bus protocol method of claim 1 wherein the step of communicating external to the master circuit that the master circuit has terminated its bus ownership by asserting the fourth control signal comprises the steps of: driving the fourth control signal to a first logic value from a tri-state value wherein the first logic value is maintained only for one clock cycle; driving the fourth control signal to a second logic value from the first logic value wherein the second logic value is different from the first logic value and the second logic value being maintained for only one clock cycle; and driving the second logic value to the tri-state value.
Claim 5
Dependent Claim
47 words
The bus protocol method of claim 1 wherein the step of sending the third control signal to the master circuit comprises: indicating to the master circuit that a locked sequence of bus transfers must be prematurely terminated due to a logic state of the third control signal.
Claim 6
Dependent Claim
190 words
A data processing system having a bus protocol for allowing a first circuit to interface to a second circuit through a bus, the data processing system comprising: circuitry for providing a first control signal as an output from the first circuit to indicate that ownership of the bus is requested; circuitry for receiving a second control signal as an input to the first circuit which is used to indicate whether the first circuit is granted ownership of the bus; and circuitry for providing a third control signal as an output from the first circuit wherein the third control signal is asserted only when the first circuit is ready to relinquish ownership of the bus, the third control signal being tri-stated during a first time period when the first circuit has control of the bus, being tri-stated during a second time period when the first circuit lacks control of the bus and being asserted to both a high voltage and a low voltage in a time sequential and mutually exclusive manner in two clock cycle time period when transitioning in time from the first time period to the second time period.
Claim 7
Dependent Claim
190 words
A data processing system having a bus protocol for allowing a first circuit to interface to a second circuit through a bus, the data processing system comprising: circuitry for providing a first control signal as an output from the first circuit to indicate that ownership of the bus is requested; circuitry for receiving a second control signal as an input to the first circuit which is used to indicate whether the first circuit is granted ownership of the bus; and circuitry for providing a third control signal as an output from the first circuit wherein the third control signal is asserted only when the first circuit is ready to relinquish ownership of the bus, the third control signal being tri-stated during a first time period when the first circuit has control of the bus, being tri-stated during a second time period when the first circuit lacks control of the bus and being asserted to both a high voltage and a low voltage in a time sequential and mutually exclusive manner in two clock cycle time period when transitioning in time from the first time period to the second time period.
Claim 8
Dependent Claim
46 words
The data processing system of claim 5 wherein the third control signal is provided as an input/output signal wherein the third control signal can be driven by the first circuit in a first time interval and read by the first circuit in a second time interval.
Claim 9
Dependent Claim
29 words
The data processing system of claim 6 wherein the third control signal is read by the first circuit in order to determine when the bus is available for use.
Claim 10
Dependent Claim
40 words
The data processing system of claim 5 further comprising: means for providing a fourth control signal as an output of the first circuit wherein the fourth control signal indicates, external to the first circuit, the start of a bus cycle.
Claim 11
Dependent Claim
38 words
The data processing system of claim 8 further comprising: means for recording past assertions of the fourth control signal and the third control signal in order to determine when in time the bus is available for ownership use.
Claim 12
Dependent Claim
26 words
The data processing system of claim 5 wherein a bus arbiter circuit determines whether the first circuit within the system is given mastership of the bus.
Claim 13
Dependent Claim
195 words
A microprocessor implemented bus protocol for allowing a first circuit to interface to a second circuit through a bus, the bus protocol comprising: means for providing a first control signal as an output from the first circuit to indicate that ownership of the bus is requested; means for receiving a second control signal as an input to the first circuit which is used to indicate whether the first circuit is granted ownership of the bus; and means for receiving a third control signal as an input to the first circuit wherein the third control signal is set to a first logic state to indicate that the first circuit must relinquish bus ownership in response to deassertion of the first control signal at the end of a current bus cycle being performed by the first circuit when the deassertion of the first control signal occurs and wherein the third control signal is set to a second logic state to indicate that the first circuit is to relinquish bus ownership in response to deassertion of the first control signal at a convenient time determined by the first circuit when the deassertion of the first control signal occurs.
Claim 14
Dependent Claim
195 words
A microprocessor implemented bus protocol for allowing a first circuit to interface to a second circuit through a bus, the bus protocol comprising: means for providing a first control signal as an output from the first circuit to indicate that ownership of the bus is requested; means for receiving a second control signal as an input to the first circuit which is used to indicate whether the first circuit is granted ownership of the bus; and means for receiving a third control signal as an input to the first circuit wherein the third control signal is set to a first logic state to indicate that the first circuit must relinquish bus ownership in response to deassertion of the first control signal at the end of a current bus cycle being performed by the first circuit when the deassertion of the first control signal occurs and wherein the third control signal is set to a second logic state to indicate that the first circuit is to relinquish bus ownership in response to deassertion of the first control signal at a convenient time determined by the first circuit when the deassertion of the first control signal occurs.
Claim 15
Dependent Claim
39 words
The bus protocol of claim 11 further comprising: means for providing a fourth control signal as an output of the first circuit wherein the fourth control signal indicates, external to the first circuit, the start of a bus cycle.
Claim 16
Dependent Claim
34 words
The bus protocol of claim 12 further comprising: means for keeping track of past assertions of the fourth control signal in order to determine when in time the bus is available for ownership use.
Claim 17
Dependent Claim
20 words
The method of claim 11 wherein a bus arbiter circuit, coupled to the first circuit, generates the second control signal.
Claim 18
Dependent Claim
43 words
The bus protocol of claim 11 wherein the third control signal to the master circuit is used to indicate to the master circuit that a locked sequence of bus transfers must be prematurely terminated due to the state of the third control signal.
Claim 19
Dependent Claim
82 words
The bus protocol of claim 11 wherein the assertion of the third control signal indicates to the first circuit that the first circuit must relinquish bus ownership at the end of a current bus cycle being performed by the first circuit and deassertion of the third control signal indicates to the first circuit that the first circuit is to relinquish bus ownership at a convenient time after deassertion of the second control signal, the convenient time being determined by the first circuit.
Claim 20
Dependent Claim
270 words
A microprocessor implemented bus protocol for allowing a first circuit to interface to a second circuit through a bus, the bus protocol comprising: means for providing a first control signal as an output from the first circuit to indicate that ownership of the bus is requested; means for receiving a second control signal as an input to the first circuit which is used to indicate whether the first circuit is granted ownership of the bus; means for receiving a third control signal as an input to the first circuit wherein the third control signal is set to a first logic state to indicate that the first circuit must relinquish bus ownership at the end of a current bus cycle being performed by the first circuit and wherein the third control signal is set to a second logic state to indicate that the first circuit is to relinquish bus ownership at a convenient time determined by the first circuit; and means for providing a fourth control signal as an output from the first circuit wherein the fourth control signal is asserted only when the first circuit is ready to relinquish ownership of the bus, the fourth control signal being tri-stated during a first time period when the first circuit has control of the bus, being tri-stated during a second time period when the first circuit lacks control of the bus, and being asserted to both a high voltage and a low voltage in a time sequential and mutually exclusive manner in a two clock cycle time period when transitioning in time from the first time period to the second time period.
Claim 21
Dependent Claim
270 words
A microprocessor implemented bus protocol for allowing a first circuit to interface to a second circuit through a bus, the bus protocol comprising: means for providing a first control signal as an output from the first circuit to indicate that ownership of the bus is requested; means for receiving a second control signal as an input to the first circuit which is used to indicate whether the first circuit is granted ownership of the bus; means for receiving a third control signal as an input to the first circuit wherein the third control signal is set to a first logic state to indicate that the first circuit must relinquish bus ownership at the end of a current bus cycle being performed by the first circuit and wherein the third control signal is set to a second logic state to indicate that the first circuit is to relinquish bus ownership at a convenient time determined by the first circuit; and means for providing a fourth control signal as an output from the first circuit wherein the fourth control signal is asserted only when the first circuit is ready to relinquish ownership of the bus, the fourth control signal being tri-stated during a first time period when the first circuit has control of the bus, being tri-stated during a second time period when the first circuit lacks control of the bus, and being asserted to both a high voltage and a low voltage in a time sequential and mutually exclusive manner in a two clock cycle time period when transitioning in time from the first time period to the second time period.
Claim 22
Dependent Claim
45 words
The bus protocol of claim 17 wherein the fourth control signal is provided as an input/output signal wherein the fourth control signal can be driven by the first circuit in a first time interval and read by the first circuit in a second time interval.
Claim 23
Dependent Claim
28 words
The bus protocol of claim 18 wherein the fourth control signal is read by the first circuit in order to determine when the bus is available for use.
Claim 24
Dependent Claim
39 words
The bus protocol of claim 17 further comprising: means for providing a fifth control signal as an output of the first circuit wherein the fifth control signal indicates, external to the first circuit, the start of a bus cycle.
Claim 25
Dependent Claim
39 words
The bus protocol of claim 20 further comprising: means for keeping track of past assertions of the fifth control signal and the fourth control signal in order to determine when in time the bus is available for ownership use.
Claim 26
Dependent Claim
21 words
The bus protocol of claim 17 wherein a bus arbiter circuit, coupled to the first circuit, generates the second control signal.
Claim 27
Dependent Claim
42 words
The bus protocol of claim 17 wherein third control signal to the master circuit is used to indicate to the master circuit that a locked sequence of bus transfers must be prematurely terminated due to the state of the third control signal.
Claim 28
Dependent Claim
82 words
The bus protocol of claim 17 wherein the assertion of the third control signal indicates to the first circuit that the first circuit must relinquish bus ownership at the end of a current bus cycle being performed by the first circuit and deassertion of the third control signal indicates to the first circuit that the first circuit is to relinquish bus ownership at a convenient time after deassertion of the second control signal, the convenient time being determined by the first circuit.
Claim 29
Dependent Claim
194 words
A microprocessor implemented bus protocol method for allowing a first circuit to interface to a second circuit through a bus, the bus protocol method comprising the steps of: providing a first control signal out from the first circuit to indicate that the first circuit is requesting ownership of the bus; providing a second control signal into the first circuit which is used to indicate whether the first circuit is granted ownership of the bus; and providing a third control signal into the first circuit wherein the third control signal is set to a first logic state to indicate that the first circuit must relinquish bus ownership at the end of a current bus cycle being performed by the first circuit and wherein the third control signal is set to a second logic state to indicate that the first circuit is to relinquish bus ownership at any time which is subsequent to deassertion of the second control signal, said time being a convenient time determined by the first circuit, the first control signal only performing bus granting functions where the first control signal is not used to communicate information identical to the third control signal.
Claim 30
Dependent Claim
194 words
A microprocessor implemented bus protocol method for allowing a first circuit to interface to a second circuit through a bus, the bus protocol method comprising the steps of: providing a first control signal out from the first circuit to indicate that the first circuit is requesting ownership of the bus; providing a second control signal into the first circuit which is used to indicate whether the first circuit is granted ownership of the bus; and providing a third control signal into the first circuit wherein the third control signal is set to a first logic state to indicate that the first circuit must relinquish bus ownership at the end of a current bus cycle being performed by the first circuit and wherein the third control signal is set to a second logic state to indicate that the first circuit is to relinquish bus ownership at any time which is subsequent to deassertion of the second control signal, said time being a convenient time determined by the first circuit, the first control signal only performing bus granting functions where the first control signal is not used to communicate information identical to the third control signal.
References Cited (Backward Citations)
US4257095A
Cited
US4602327A
Cited
US4789926A
Cited
US5088028A
Cited
US5127089A
Cited
US5195185A
Cited
US5325535A
Cited
US5418914A
Cited
US5301282A
Cited
US5416910A
Cited
US5398244A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-06-04 | 1999-12-04 | 2000-06-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-06-04 | 2003-12-04 | 2004-06-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-06-04 | 2007-12-04 | 2008-06-04 | $7700.00 | Window Closed / Lapsed |