US5541879A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Nonvolatile semiconductor memory having program verifying circuit
Assignee: Samsung Electronics Co Ltd
•
Filing: 1995-05-15
•
Granted: 1996-07-30
•
Expires: 2015-05-15
Abstract
Abstract A nonvolatile semiconductor memory device according to the present invention includes an array of cell units, each cell unit including at least one memory transistor which has a floating gate and a control gate, the array being divided into a plurality of memory blocks each having a certain number of cell units. The nonvolatile semiconductor memory device operates in a program mode, a program verify mode and a read mode. A current source provides a predetermined electrical current to the bit lines during both data reading and programming modes, and a common data latch stores program data during a write operation, as well as senses and stores data when the nonvolatile memory device is operated in a data read mode and a program verify mode.
Inventors
- 👤 Kang D. Suh
- 👤 Jin K. Kim
- 👤 Jeong H. Choi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 19:14
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/34; G11C16/3436; G11C16/3468; G11C16/3477; G11C16/10; G11C16/14; G11C16/16; G11C16/12; G11C16/24; G11C16/3454; G11C16/3459; G11C16/3486
Claims Analysis
Total Claims: 36
Claim 1
Independent Claim
277 words
A nonvolatile semiconductor memory comprising: a plurality of bit lines; a multiplicity of cell units arranged in rows and columns, each of said cell units including at least one memory transistor having a floating gate serving as a charge storage layer, and a control gate, each of said cell units in respective ones of said columns being operably connected in parallel between corresponding ones of said bit lines and a reference potential; a current source circuit for supplying a predetermined amount of electric current to each of said bit lines during both a data reading mode and a program verifying mode of operation of the memory; a control circuit for applying a read voltage to the control gates of memory transistors selected from one of said rows during said data reading mode, applying a program voltage to the control gates of memory transistors selected from one of said rows during a data program mode of operation of the memory, and applying a program verifying voltage during said program verifying mode to the control gates of said memory transistors selected from one of said rows during said data program mode; and a plurality of data latch circuits connected to respective ones of said bit lines, said data latch circuits storing program data to be programmed into said memory transistors selected during said data program mode, sensing and storing read-out data in response to said electric current supplied to said bit lines through said memory transistors selected during said data reading mode, and sensing and storing verify data in response to said electric current supplied to said bit lines through said memory transistors selected during said program verifying mode.
Claim 2
Dependent Claim
277 words
A nonvolatile semiconductor memory comprising: a plurality of bit lines; a multiplicity of cell units arranged in rows and columns, each of said cell units including at least one memory transistor having a floating gate serving as a charge storage layer, and a control gate, each of said cell units in respective ones of said columns being operably connected in parallel between corresponding ones of said bit lines and a reference potential; a current source circuit for supplying a predetermined amount of electric current to each of said bit lines during both a data reading mode and a program verifying mode of operation of the memory; a control circuit for applying a read voltage to the control gates of memory transistors selected from one of said rows during said data reading mode, applying a program voltage to the control gates of memory transistors selected from one of said rows during a data program mode of operation of the memory, and applying a program verifying voltage during said program verifying mode to the control gates of said memory transistors selected from one of said rows during said data program mode; and a plurality of data latch circuits connected to respective ones of said bit lines, said data latch circuits storing program data to be programmed into said memory transistors selected during said data program mode, sensing and storing read-out data in response to said electric current supplied to said bit lines through said memory transistors selected during said data reading mode, and sensing and storing verify data in response to said electric current supplied to said bit lines through said memory transistors selected during said program verifying mode.
Claim 3
Dependent Claim
48 words
A nonvolatile semiconductor memory according to claim 1, wherein said current source circuit continues to supply said predetermined amount of current to said bit lines while said data latch circuits sense and store data during said data reading and said program verifying modes of operation of the memory.
Claim 4
Dependent Claim
42 words
A nonvolatile semiconductor memory according to claim 2, wherein said bit lines are not precharged to a predetermined potential before said data latch circuits sense and store data during said data reading and said program verifying modes of operation of the memory.
Claim 5
Dependent Claim
42 words
A nonvolatile semiconductor memory according to claim 1, wherein said bit lines are not precharged to a predetermined potential before said data latch circuits sense and store data during said data reading and said program verifying modes of operation of the memory.
Claim 6
Dependent Claim
69 words
A nonvolatile semiconductor memory according to claim 1, wherein said current source circuit includes: a power source terminal; a plurality of current source transistors, each of said current source transistors having a control electrode, and a current path formed between a respective one of said bit lines and said power source terminal; and a common reference circuit connected to the control electrode of each of said current source transistors.
Claim 7
Dependent Claim
84 words
A nonvolatile semiconductor memory according to claim 5, wherein each of said data latch circuits includes: a data sensing transistor having a control electrode connected to a corresponding one of said bit lines, a source electrode connected to said reference potential, and a drain; a first node connected to the drain of said data sensing transistor; a second node connected to said corresponding one of said bit lines through an isolation transistor; and a pair of inverters cross-connected between said first and second nodes.
Claim 8
Dependent Claim
84 words
A nonvolatile semiconductor memory according to claim 1, wherein each of said data latch circuits includes: a data sensing transistor having a control electrode connected to a corresponding one of said bit lines, a source electrode connected to said reference potential, and a drain; a first node connected to the drain of said data sensing transistor; a second node connected to said corresponding one of said bit lines through an isolation transistor; and a pair of inverters cross-connected between said first and second nodes.
Claim 9
Dependent Claim
195 words
A nonvolatile semiconductor memory comprising: a plurality of bit lines; a plurality of memory cells arranged in rows and columns, each of said memory cells including a floating gate and a control gate, each of said memory cells in respective ones of said columns connected in parallel between corresponding ones of said bit lines and a reference potential; a row decoder connected to the control gates of each of said memory cells in respective ones of said rows, said row decoder selecting each of said memory cells in a desired row, and causing said desired row of memory cells to read out data onto respective ones of said bit lines during both a data read operation and a program verifying operation of said memory; a current source circuit for supplying current to each of said bit lines; and a plurality of data latch circuits connected to respective ones of said bit lines, each of said data latch circuits being responsive to said current supplied to each of said bit lines through a corresponding one of said desired row of memory cells, said data latch circuits sensing and storing data read out onto said bit lines.
Claim 10
Dependent Claim
195 words
A nonvolatile semiconductor memory comprising: a plurality of bit lines; a plurality of memory cells arranged in rows and columns, each of said memory cells including a floating gate and a control gate, each of said memory cells in respective ones of said columns connected in parallel between corresponding ones of said bit lines and a reference potential; a row decoder connected to the control gates of each of said memory cells in respective ones of said rows, said row decoder selecting each of said memory cells in a desired row, and causing said desired row of memory cells to read out data onto respective ones of said bit lines during both a data read operation and a program verifying operation of said memory; a current source circuit for supplying current to each of said bit lines; and a plurality of data latch circuits connected to respective ones of said bit lines, each of said data latch circuits being responsive to said current supplied to each of said bit lines through a corresponding one of said desired row of memory cells, said data latch circuits sensing and storing data read out onto said bit lines.
Claim 11
Dependent Claim
37 words
A nonvolatile semiconductor memory according to claim 8, wherein said current source circuit continues to supply said current to said bit lines while said data latch circuits sense and store data read out onto said bit lines.
Claim 12
Dependent Claim
34 words
A nonvolatile semiconductor memory according to claim 9, wherein said bit lines are not precharged to a predetermined potential before said data latch circuits sense and store data read out onto said bit lines.
Claim 13
Dependent Claim
34 words
A nonvolatile semiconductor memory according to claim 8, wherein said bit lines are not precharged to a predetermined potential before said data latch circuits sense and store data read out onto said bit lines.
Claim 14
Dependent Claim
212 words
A nonvolatile semiconductor memory comprising: a plurality of cell units arranged in rows and columns, each of said cell units including a first terminal connected to a reference potential, a second terminal, and a plurality of memory transistors connected in series between said first terminal and said second terminal, each of said memory transistors having a floating gate and a control gate; a plurality of bit lines connected to the second terminal of each cell unit in respective ones of said columns; a row decoder connected to the control gates of each of said memory transistors, said row decoder selecting a selected memory transistor in each respective cell unit in one of said rows of cell units, and rendering conductive remaining ones of memory transistors in each respective cell unit in said one of said rows, said row decoder enabling said selected memory transistor to read out data; a current source circuit for supplying electric current to each of said bit lines; and a plurality of data latch circuits connected to respective ones of said bit lines, each of said data latch circuits being responsive to said electric current supplied to said bit lines and flowing through said selected memory transistor for sensing and storing data read out onto said bit lines.
Claim 15
Dependent Claim
212 words
A nonvolatile semiconductor memory comprising: a plurality of cell units arranged in rows and columns, each of said cell units including a first terminal connected to a reference potential, a second terminal, and a plurality of memory transistors connected in series between said first terminal and said second terminal, each of said memory transistors having a floating gate and a control gate; a plurality of bit lines connected to the second terminal of each cell unit in respective ones of said columns; a row decoder connected to the control gates of each of said memory transistors, said row decoder selecting a selected memory transistor in each respective cell unit in one of said rows of cell units, and rendering conductive remaining ones of memory transistors in each respective cell unit in said one of said rows, said row decoder enabling said selected memory transistor to read out data; a current source circuit for supplying electric current to each of said bit lines; and a plurality of data latch circuits connected to respective ones of said bit lines, each of said data latch circuits being responsive to said electric current supplied to said bit lines and flowing through said selected memory transistor for sensing and storing data read out onto said bit lines.
Claim 16
Dependent Claim
37 words
A nonvolatile semiconductor memory according to claim 12, wherein said current source circuit continues to supply said current to said bit lines while said data latch circuits sense and store data read out onto said bit lines.
Claim 17
Dependent Claim
34 words
A nonvolatile semiconductor memory according to claim 13, wherein said bit lines are not precharged to a predetermined potential before said data latch circuits sense and store data read out onto said bit lines.
Claim 18
Dependent Claim
34 words
A nonvolatile semiconductor memory according to claim 12, wherein said bit lines are not precharged to a predetermined potential before said data latch circuits sense and store data read out onto said bit lines.
Claim 19
Dependent Claim
166 words
In an electrically erasable and programmable read only memory having a plurality of cell units connected in parallel between a bit line and a reference potential, each of said cell units including a plurality of series-connected memory transistors, each of said memory transistors having a floating gate and a control gate, and a row decoder for selecting one of said cell units and one of said memory transistors of said selected cell unit, and for rendering conductive remaining unselected memory transistors of said selected cell unit and enabling said selected one of said memory transistors to read out onto said bit line data stored in said selected one of said memory transistors, wherein the improvement comprises: a current source circuit for supplying a current to said bit line; and a data latch circuit connected to said bit line for sensing and storing said data in response to whether or not said current applied to said bit line flows through said selected one of said memory transistors.
Claim 20
Dependent Claim
166 words
In an electrically erasable and programmable read only memory having a plurality of cell units connected in parallel between a bit line and a reference potential, each of said cell units including a plurality of series-connected memory transistors, each of said memory transistors having a floating gate and a control gate, and a row decoder for selecting one of said cell units and one of said memory transistors of said selected cell unit, and for rendering conductive remaining unselected memory transistors of said selected cell unit and enabling said selected one of said memory transistors to read out onto said bit line data stored in said selected one of said memory transistors, wherein the improvement comprises: a current source circuit for supplying a current to said bit line; and a data latch circuit connected to said bit line for sensing and storing said data in response to whether or not said current applied to said bit line flows through said selected one of said memory transistors.
Claim 21
Dependent Claim
35 words
An electrically erasable and programmable read only memory according to claim 16, wherein said current source circuit continues to supply said current to said bit line while said data latch circuit senses and stores data.
Claim 22
Dependent Claim
32 words
An electrically erasable and programmable read only memory according to claim 17, wherein said bit line is not precharged to a predetermined potential before said data latch circuit senses and stores data.
Claim 23
Dependent Claim
32 words
An electrically erasable and programmable read only memory according to claim 16, wherein said bit line is not precharged to a predetermined potential before said data latch circuit senses and stores data.
Claim 24
Dependent Claim
59 words
An electrically erasable and programmable read only memory according to claim 16, wherein said current source circuit includes: a power source terminal; a current source transistor having a control electrode, and a current path connected between said bit line and said power source terminal; and a common reference circuit connected to said control electrode of said current source transistor.
Claim 25
Dependent Claim
78 words
An electrically erasable and programmable read only memory according to claim 20, wherein said data latch circuit includes: a data sensing transistor having a control electrode connected to said bit line, a source electrode connected to said reference potential, and a drain; a first node connected to said drain of said data sensing transistor; a second node connected to said bit line through an isolation transistor; and a pair of inverters cross-connected between said first and second nodes.
Claim 26
Dependent Claim
78 words
An electrically erasable and programmable read only memory according to claim 16, wherein said data latch circuit includes: a data sensing transistor having a control electrode connected to said bit line, a source electrode connected to said reference potential, and a drain; a first node connected to said drain of said data sensing transistor; a second node connected to said bit line through an isolation transistor; and a pair of inverters cross-connected between said first and second nodes.
Claim 27
Dependent Claim
123 words
In an electrically erasable and programmable read only memory having a plurality of memory transistors connected in parallel between a bit line and a reference potential, each of said memory transistors having a floating gate and a control gate, and a row decoder for selecting one of said memory transistors and enabling said selected one of said memory transistors to read out a stored data onto said bit line, wherein the improvement comprises: a current source circuit for supplying current to said bit line; and a data latch circuit connected to said bit line for sensing and storing said stored data in response to whether or not said current supplied to said bit line flows through said selected one of said memory transistors.
Claim 28
Dependent Claim
123 words
In an electrically erasable and programmable read only memory having a plurality of memory transistors connected in parallel between a bit line and a reference potential, each of said memory transistors having a floating gate and a control gate, and a row decoder for selecting one of said memory transistors and enabling said selected one of said memory transistors to read out a stored data onto said bit line, wherein the improvement comprises: a current source circuit for supplying current to said bit line; and a data latch circuit connected to said bit line for sensing and storing said stored data in response to whether or not said current supplied to said bit line flows through said selected one of said memory transistors.
Claim 29
Dependent Claim
35 words
An electrically erasable and programmable read only memory according to claim 23, wherein said current source circuit continues to supply said current to said bit line while said data latch circuit senses and stores data.
Claim 30
Dependent Claim
32 words
An electrically erasable and programmable read only memory according to claim 24, wherein said bit line is not precharged to a predetermined potential before said data latch circuit senses and stores data.
Claim 31
Dependent Claim
32 words
An electrically erasable and programmable read only memory according to claim 23, wherein said bit line is not precharged to a predetermined potential before said data latch circuit senses and stores data.
Claim 32
Dependent Claim
261 words
An electrically erasable and programmable read only memory comprising: an array of rows and columns of memory transistors, each of said memory transistors having a control gate and a floating gate, each of said columns having a plurality of cell units comprised of a plurality of adjacent memory transistors, said adjacent memory transistors being connected in series such that said cell units are arranged in rows and columns; a plurality of bit lines, each of said cell units in respective ones of said columns connected in parallel between a corresponding one of said bit lines and a reference potential; a row decoder connected to the control gates of respective ones of said memory transistors in each row, said row decoder selecting a desired row of cell units and one of said adjacent memory transistors in each of said desired row of cell units, and rendering conductive remaining unselected ones of said memory transistors in each of said desired row of cell units, said row decoder enabling said selected one of said adjacent memory transistors to read out a stored data onto said corresponding one of said bit lines; a current source circuit for supplying a substantially constant current to each of said bit lines, and a plurality of data latch circuits connected to respective ones of said bit lines, each of said data latch circuits being responsive to said current supplied to said bit lines and flowing through a corresponding one of said selected one of said adjacent memory transistors for sensing and storing data read out onto said bit lines.
Claim 33
Dependent Claim
261 words
An electrically erasable and programmable read only memory comprising: an array of rows and columns of memory transistors, each of said memory transistors having a control gate and a floating gate, each of said columns having a plurality of cell units comprised of a plurality of adjacent memory transistors, said adjacent memory transistors being connected in series such that said cell units are arranged in rows and columns; a plurality of bit lines, each of said cell units in respective ones of said columns connected in parallel between a corresponding one of said bit lines and a reference potential; a row decoder connected to the control gates of respective ones of said memory transistors in each row, said row decoder selecting a desired row of cell units and one of said adjacent memory transistors in each of said desired row of cell units, and rendering conductive remaining unselected ones of said memory transistors in each of said desired row of cell units, said row decoder enabling said selected one of said adjacent memory transistors to read out a stored data onto said corresponding one of said bit lines; a current source circuit for supplying a substantially constant current to each of said bit lines, and a plurality of data latch circuits connected to respective ones of said bit lines, each of said data latch circuits being responsive to said current supplied to said bit lines and flowing through a corresponding one of said selected one of said adjacent memory transistors for sensing and storing data read out onto said bit lines.
Claim 34
Dependent Claim
43 words
An electrically erasable and programmable read only memory according to claim 27, wherein said current source circuit continues to supply said substantially constant current to said bit lines while said data latch circuits sense and store data read out onto said bit lines.
Claim 35
Dependent Claim
38 words
An electrically erasable and programmable read only memory according to claim 28, wherein said bit lines are not precharged to a predetermined potential before said data latch circuits sense and store data read out onto said bit lines.
Claim 36
Dependent Claim
38 words
An electrically erasable and programmable read only memory according to claim 27, wherein said bit lines are not precharged to a predetermined potential before said data latch circuits sense and store data read out onto said bit lines.
References Cited (Backward Citations)
US4811294A
Cited
US5053990A
Cited
DE4132826A1
Cited
US5321699A
Cited
US5357462A
Cited
GB2264578A
Cited
US5379259A
Cited
EP0559213A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-07-30 | 2000-01-29 | 2000-07-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-07-30 | 2004-01-29 | 2004-07-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-07-30 | 2008-01-29 | 2008-07-30 | $7700.00 | Window Closed / Lapsed |