Patent FR429811A successfully refreshed from Google Patents.
US5559976A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System for instruction completion independent of result write-back responsive to both exception free completion of execution and completion of all logically prior instructions
Assignee: International Business Machines Corp
•
Filing: 1994-03-31
•
Granted: 1996-09-24
•
Expires: 2014-03-31
Abstract
Abstract A processing system and method of operation are provided. Multiple instructions are dispatched in a sequence to execution circuitry. Ones of the instructions are executed with the execution circuitry, and respective results are output in response thereto, Each executed instruction is completed in response to finishing execution of each instruction preceding the executed instruction in the sequence, independent of whether the results are stored in at least one storage location specified by the completed instructions.
Inventors
- 👤 Seungyoon P. Song
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 18:30
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3885; G06F9/3836; G06F9/3838; G06F9/384; G06F9/3854; G06F9/3856; G06F9/3858
Claims Analysis
Total Claims: 26
Claim 1
Independent Claim
90 words
A method of operating a processing system, comprising the steps of: dispatching multiple instructions from a sequence of instructions to execution circuitry; executing at least one of said dispatched instructions with said execution circuitry and outputting at least one result in response thereto; and completing said executed instruction, independent of whether said result is stored in at least one storage location specified by said executed instruction, in response to finishing execution of said executed instruction without exceptions and to completing each dispatched instruction preceding said executed instruction within said sequence.
Claim 2
Independent Claim
90 words
A method of operating a processing system, comprising the steps of: dispatching multiple instructions from a sequence of instructions to execution circuitry; executing at least one of said dispatched instructions with said execution circuitry and outputting at least one result in response thereto; and completing said executed instruction, independent of whether said result is stored in at least one storage location specified by said executed instruction, in response to finishing execution of said executed instruction without exceptions and to completing each dispatched instruction preceding said executed instruction within said sequence.
Claim 3
Dependent Claim
22 words
The method of claim 1 wherein said executing step comprises the step of executing ones of said instructions independent of said sequence.
Claim 4
Dependent Claim
28 words
The method of claim 1 wherein said completing step comprises the step of completing said executed instruction in response to finishing execution without exceptions of said executed instruction.
Claim 5
Dependent Claim
25 words
The method of claim 1 and further comprising the step of initiating execution of an execution serialized instruction in response to completing said executed instruction.
Claim 6
Dependent Claim
26 words
The method of claim 1 and further comprising the step of storing said result of said executed instruciton in a buffer associated with said storage location.
Claim 7
Dependent Claim
21 words
The method of claim 5 and further comprising the step of copying said result from said buffer to said storage location.
Claim 8
Dependent Claim
37 words
The method of claim 6 wherein said step of copying comprises the step of copying said result from said buffer to said storage location during a variable number of machine cycles after completion of said executed instruction.
Claim 9
Dependent Claim
14 words
The method of claim 7 wherein said variable number of machine cycles is zero.
Claim 10
Dependent Claim
31 words
The method of claim 6 wherein said step of copying comprises the step of copying said result from said buffer to said storage location through one of a number of ports.
Claim 11
Dependent Claim
12 words
The method of claim 9 wherein said number of ports is one.
Claim 12
Dependent Claim
44 words
The method of claim 9 wherein said step of copying comprises the step of copying said result from said buffer to said storage location in response to availability of a port during a variable number of machine cycles after completion of said executed instruction.
Claim 13
Dependent Claim
31 words
The method of claim 9 wherein said completing step comprises the step of completing multiple instructions during a single machine cycle of the processing system, independent of said number of ports.
Claim 14
Dependent Claim
95 words
A processing system, comprising: dispatch circuitry for dispatching multiple instructions from a sequence of instructions; execution circuitry coupled to said dispatch circuitry for executing at least one of said dispatched instructions and outputting at least one result in response thereto; and completion circuitry coupled to said execution circuitry for completing said executed instruction, independent of whether said result is stored in at least one storage location specified by said executed instruction, in response to finishing execution of said executed instruction without exceptions and to completing each dispatched instruction preceding said executed instruction within said sequence.
Claim 15
Dependent Claim
95 words
A processing system, comprising: dispatch circuitry for dispatching multiple instructions from a sequence of instructions; execution circuitry coupled to said dispatch circuitry for executing at least one of said dispatched instructions and outputting at least one result in response thereto; and completion circuitry coupled to said execution circuitry for completing said executed instruction, independent of whether said result is stored in at least one storage location specified by said executed instruction, in response to finishing execution of said executed instruction without exceptions and to completing each dispatched instruction preceding said executed instruction within said sequence.
Claim 16
Dependent Claim
18 words
The system of claim 13 wherein said execution circuitry executes ones of said instructions independent of said sequence.
Claim 17
Dependent Claim
24 words
The system of claim 13 wherein said completion circuitry completes said executed instruction in response to finishing execution without exceptions of said executed instruction.
Claim 18
Dependent Claim
31 words
The system of claim 13 and further comprising execution serialization circuitry coupled to said completion circuitry for initiating execution of an execution serialized instruction in response to completing said executed instruction.
Claim 19
Dependent Claim
31 words
The system of claim 13 and further comprising at least one buffer coupled to said execution circuitry, and associated with said storage location, for storing said result of said executed instruction.
Claim 20
Dependent Claim
25 words
The system of claim 17 and further comprising writeback circuitry coupled to said buffer for copying said result from said buffer to said storage location.
Claim 21
Dependent Claim
32 words
The system of claim 18 wherein said writeback circuitry copies said result from said buffer to said storage location during a variable number of machine cycles after completion of said executed instruction.
Claim 22
Dependent Claim
14 words
The system of claim 19 wherein said variable number of machine cycles is zero.
Claim 23
Dependent Claim
26 words
The system of claim 18 wherein said writeback circuitry copies said result from said buffer to said storage location through one of a number of ports.
Claim 24
Dependent Claim
12 words
The system of claim 21 wherein said number of ports is one.
Claim 25
Dependent Claim
38 words
The system of claim 21 wherein said writeback circuitry copies said result from said buffer to said storage location in response to availability of a port during a variable number of machine cycles after completion of executed instruction.
Claim 26
Dependent Claim
27 words
The system of claim 21 wherein said completion circuitry completes multiple instructions during a single machine cycle of the processing system, independent of said number of ports.
References Cited (Backward Citations)
US4858176A
Cited
US5129067A
Cited
US5136697A
Cited
US5185872A
Cited
US5077692A
Cited
US5261066A
Cited
US5051940A
Cited
US5202889A
Cited
US5214763A
Cited
US5197135A
Cited
US5177701A
Cited
US5222244A
Cited
US5274818A
Cited
US5257216A
Cited
US5257214A
Cited
US5268855A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-09-24 | 2000-03-25 | 2000-09-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-09-24 | 2004-03-25 | 2004-09-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-09-24 | 2008-03-25 | 2008-09-24 | $7700.00 | Window Closed / Lapsed |