US5565792A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Macrocell with product-term cascade and improved flip flop utilization
Assignee: Xilinx Inc
•
Filing: 1994-09-06
•
Granted: 1996-10-15
•
Expires: 2014-09-06
Abstract
Abstract A programmable logic device having macrocells enables gate cascades between macrocells to occur with a faster signal transit time, while preserving the flip flop function of the cascaded macrocells by reallocating a redirectable flip flop reset product term to the flip flop input. All gate product terms are retained during cascading. The macrocell logic is optimized for fast signal transit with selectable flip flop clocking. Multiplex clocking and programming are done with fewer transistors in the signal path, further reducing signal transit time.
Inventors
- 👤 David Chiang
- 👤 Napoleon W. Lee
- 👤 Thomas Y. Ho
- 👤 David A. Harrison
- 👤 Nicholas Kucharewski, Jr.
- 👤 Jeffrey H. Seltzer
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 15:57
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17724; H03K19/17732; H03K19/17704
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
103 words
A structure for a programmable logic circuit comprising: a plurality of macrocells each having: product term input signals; a dedicated product term input signal; a logic gate which receives at least the product term input signals and signals from a plurality of macrocells including from other than adjacent macrocells, and generates an output signal therefrom; a flip flop having an input terminal; a multiplexer having a first state and a second state, wherein the first state directs the output signal to the flip flop input terminal and the second state directs the dedicated product term input signal to the flip flop input terminal.
Claim 2
Dependent Claim
103 words
A structure for a programmable logic circuit comprising: a plurality of macrocells each having: product term input signals; a dedicated product term input signal; a logic gate which receives at least the product term input signals and signals from a plurality of macrocells including from other than adjacent macrocells, and generates an output signal therefrom; a flip flop having an input terminal; a multiplexer having a first state and a second state, wherein the first state directs the output signal to the flip flop input terminal and the second state directs the dedicated product term input signal to the flip flop input terminal.
Claim 3
Dependent Claim
17 words
The structure of claim 1, wherein the output signal is cascaded through a plurality of other macrocells.
Claim 4
Dependent Claim
14 words
The structure of claim 1, wherein the flip flop is a D flip flop.
Claim 5
Dependent Claim
27 words
The structure of claim 3, wherein in the first state, the dedicated product term input signal is directed to a reset terminal of the D flip flop.
Claim 6
Dependent Claim
27 words
The structure of claim 1, wherein said output signal and said another signal are the only sources of signals to said input terminal of said flip flop.
Claim 7
Independent Claim
108 words
A method for directing signals in a programmable logic circuit, comprising: coupling a plurality of product term input signals to the input terminals of a logic gate in a first macrocell, wherein the logic gate generates an output signal; coupling a dedicated product term input signal to an input terminal of the first macrocell; in a first state, directing the output signal to a memory element within the first macrocell; and in a second state, directing the output signal to a macrocell within the logic circuit but different from the first macrocell, and directing the dedicated product term input signal to the memory element within the first macrocell.
Claim 8
Independent Claim
108 words
A method for directing signals in a programmable logic circuit, comprising: coupling a plurality of product term input signals to the input terminals of a logic gate in a first macrocell, wherein the logic gate generates an output signal; coupling a dedicated product term input signal to an input terminal of the first macrocell; in a first state, directing the output signal to a memory element within the first macrocell; and in a second state, directing the output signal to a macrocell within the logic circuit but different from the first macrocell, and directing the dedicated product term input signal to the memory element within the first macrocell.
Claim 9
Dependent Claim
29 words
The method of claim 6, wherein in the second state, macrocells within the logic circuit but different from the first macrocell, include macrocells not adjacent to the first macrocell.
References Cited (Backward Citations)
US5027315A
Cited
US4933577A
Cited
US4758746A
Cited
US4771285A
Cited
US4963770A
Cited
US4912345A
Cited
US5027011A
Cited
US5136188A
Cited
US5122685A
Cited
US5121006A
Cited
US5260611A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-10-15 | 2000-04-15 | 2000-10-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-10-15 | 2004-04-15 | 2004-10-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-10-15 | 2008-04-15 | 2008-10-15 | $7700.00 | Window Closed / Lapsed |