Apparatus for processing a still screen in a digital video reproducing system

Claim 1

An apparatus for processing a still screen in a digital video reproducing system, said apparatus comprising: a first frequency demultiplying section for demultiplying a chrominance subcarrier reproduced from a video information recording medium and outputting a first frequency demultiplying section signal being a horizontal synchronizing signal; a second frequency demultiplying section for demultiplying the first frequency demultiplying section signal provided by the first frequency demultiplying section in a predetermined frequency demultiplying ratio and outputting a second frequency demultiplying section signal being a vertical synchronizing signal; an inverting section for inverting the chrominance subcarrier and outputting an inverting section signal; a first delaying section for delaying the horizontal synchronizing signal provided by the first frequency demultiplying section in response to the inverting section signal which the inverting section applies to a first delaying section clock input thereof, and outputting a first delaying section signal; a second delaying section for delaying the first frequency demultiplying section signal provided by the first frequency demultiplying section in response to the chrominance subcarrier applied to a second delaying section clock input thereof, and outputting a second delaying section signal; a third frequency demultiplying section for outputting a third frequency demultiplying section signal corresponding to a signal obtained by frequency-demultiplying the vertical synchronizing signal by two from a third frequency demultiplying section inverting output thereof connected to a third frequency demultiplying section data input thereof in response to the vertical synchronizing signal which the second frequency demultiplying section applies to a third frequency demultiplying section clock input thereof; and a switching section for switching the first delaying section signal and the second delaying section signal respectively provided by the first delaying section and the second delaying section in response to the third frequency demultiplying section signal which the third frequency demultiplying section applies to a third switching section input thereof as a switching control signal.

Claim 2

An apparatus for processing a still screen in a digital video reproducing system, said apparatus comprising: a first frequency demultiplying section for demultiplying a chrominance subcarrier reproduced from a video information recording medium and outputting a first frequency demultiplying section signal being a horizontal synchronizing signal; a second frequency demultiplying section for demultiplying the first frequency demultiplying section signal provided by the first frequency demultiplying section in a predetermined frequency demultiplying ratio and outputting a second frequency demultiplying section signal being a vertical synchronizing signal; an inverting section for inverting the chrominance subcarrier and outputting an inverting section signal; a first delaying section for delaying the horizontal synchronizing signal provided by the first frequency demultiplying section in response to the inverting section signal which the inverting section applies to a first delaying section clock input thereof, and outputting a first delaying section signal; a second delaying section for delaying the first frequency demultiplying section signal provided by the first frequency demultiplying section in response to the chrominance subcarrier applied to a second delaying section clock input thereof, and outputting a second delaying section signal; a third frequency demultiplying section for outputting a third frequency demultiplying section signal corresponding to a signal obtained by frequency-demultiplying the vertical synchronizing signal by two from a third frequency demultiplying section inverting output thereof connected to a third frequency demultiplying section data input thereof in response to the vertical synchronizing signal which the second frequency demultiplying section applies to a third frequency demultiplying section clock input thereof; and a switching section for switching the first delaying section signal and the second delaying section signal respectively provided by the first delaying section and the second delaying section in response to the third frequency demultiplying section signal which the third frequency demultiplying section applies to a third switching section input thereof as a switching control signal.

Claim 7

An apparatus for processing a still screen in a digital video reproducing system, said apparatus comprising: a first frequency demultiplying section for demultiplying a chrominance subcarrier reproduced from a video information recording medium in the frequency-demultiplying ratio of 455/2, and outputting a first frequency demultiplying section signal being a horizontal synchronizing signal; a second frequency demultiplying section for demultiplying the first frequency demultiplying section signal provided by the first frequency demultiplying section in the frequency-demultiplying ratio of 262, and outputting a second frequency demultiplying section signal being a vertical synchronizing signal; an inverter for inverting the chrominance subcarrier and outputting an inverting section signal; a first delaying section for delaying the horizontal synchronizing signal provided by the first frequency demultiplying section in response to the inverting section signal which the inverting section applies to a first delaying section clock input thereof, and outputting a first delaying section signal; a second delaying section for delaying the first frequency demultiplying section signal provided by the first frequency demultiplying section in response to the chrominance subcarrier applied to a second delaying section clock input thereof, and outputting a second delaying section signal; a third frequency demultiplying section for outputting a third frequency demultiplying section signal corresponding to a signal obtained by frequency-demultiplying the vertical synchronizing signal by two from a third frequency demultiplying section inverting output thereof connected to a third frequency demultiplying section data input thereof in response to the vertical synchronizing signal which the second frequency demultiplying section applies to a third frequency demultiplying section clock input thereof; and a multiplexer for multiplexing the first delaying section signal and the second delaying section signal respectively provided by the first delaying section and the second delaying section in response to the third frequency demultiplying section signal which the third frequency demultiplying section applies to a third switching section input thereof as a switching control signal.

Claim 8

An apparatus for processing a still screen in a digital video reproducing system, said apparatus comprising: a first frequency demultiplying section for demultiplying a chrominance subcarrier reproduced from a video information recording medium in the frequency-demultiplying ratio of 455/2, and outputting a first frequency demultiplying section signal being a horizontal synchronizing signal; a second frequency demultiplying section for demultiplying the first frequency demultiplying section signal provided by the first frequency demultiplying section in the frequency-demultiplying ratio of 262, and outputting a second frequency demultiplying section signal being a vertical synchronizing signal; an inverter for inverting the chrominance subcarrier and outputting an inverting section signal; a first delaying section for delaying the horizontal synchronizing signal provided by the first frequency demultiplying section in response to the inverting section signal which the inverting section applies to a first delaying section clock input thereof, and outputting a first delaying section signal; a second delaying section for delaying the first frequency demultiplying section signal provided by the first frequency demultiplying section in response to the chrominance subcarrier applied to a second delaying section clock input thereof, and outputting a second delaying section signal; a third frequency demultiplying section for outputting a third frequency demultiplying section signal corresponding to a signal obtained by frequency-demultiplying the vertical synchronizing signal by two from a third frequency demultiplying section inverting output thereof connected to a third frequency demultiplying section data input thereof in response to the vertical synchronizing signal which the second frequency demultiplying section applies to a third frequency demultiplying section clock input thereof; and a multiplexer for multiplexing the first delaying section signal and the second delaying section signal respectively provided by the first delaying section and the second delaying section in response to the third frequency demultiplying section signal which the third frequency demultiplying section applies to a third switching section input thereof as a switching control signal.