US5620930A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Trench etching in an integrated-circuit semiconductor device
Assignee: Nokia of America Corp
•
Filing: 1995-04-20
•
Granted: 1997-04-15
•
Expires: 2015-04-20
Abstract
Abstract In the manufacture of semiconductor integrated circuit devices, semiconductor regions such as, e.g., doped regions or tubs are separated by an etched trench which is self-aligned with respect to such regions on account of the presence of an etch-resistant layer overlying the regions during etching. In accordance with preferred processing of the invention a first layer is formed alongside the trench to be etched, a spacer second layer is formed alongside the edge of the first layer, and a third layer is formed abutting the spacer. The spacer is etched away while first and third layers remain in place, and the trench is etched in the space between the first and third layers. A preferred etchant comprises CF 3 Br and oxygen.
Inventors
- 👤 Hans P. W. Hey
- 👤 Kei Yoshida
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 14:26
CPC Classifications
H; H10; H10P; H10P50/00; H10P50/69; H10P50/691; H10P50/693; H10P50/695; H10P50/20; H10P50/24; H10P50/242; H10P50/694
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
123 words
In the manufacture of a semiconductor integrated circuit device, a method for forming a trench in a body of a semiconductor material comprising the steps of: forming a patterned first layer on a first portion of said body, said first layer having a terminating edge at the intended location of a first edge of said trench; forming a spacer on a second portion of said body, said spacer abutting said first layer along said terminating edge, the width of said spacer being essentially the intended width of said trench, an edge of said spacer thereby defining the location of a second edge of said trench; forming an oxide region on said body abutting said spacer; selectively removing said spacer; and etching said trench.
Claim 2
Dependent Claim
123 words
In the manufacture of a semiconductor integrated circuit device, a method for forming a trench in a body of a semiconductor material comprising the steps of: forming a patterned first layer on a first portion of said body, said first layer having a terminating edge at the intended location of a first edge of said trench; forming a spacer on a second portion of said body, said spacer abutting said first layer along said terminating edge, the width of said spacer being essentially the intended width of said trench, an edge of said spacer thereby defining the location of a second edge of said trench; forming an oxide region on said body abutting said spacer; selectively removing said spacer; and etching said trench.
Claim 3
Dependent Claim
26 words
The method of claim 1 in which said spacer is formed by conformal deposition across the terminating edge of said first layer, followed by anisotropic etching.
Claim 4
Dependent Claim
20 words
The method of claim 1 in which said first layer and said oxide region consist essentially of the same material.
Claim 5
Dependent Claim
16 words
The method of claim 1 in which said body of semiconductor material consists essentially of silicon.
Claim 6
Dependent Claim
18 words
The method of claim 4 in which said body of semiconductor material comprises an epitaxially deposited silicon layer.
Claim 7
Dependent Claim
13 words
The method of claim 4 in which said first layer comprises silicon dioxide.
Claim 8
Dependent Claim
14 words
The method of claim 4 in which said first layer comprises an aluminum oxide.
Claim 9
Dependent Claim
12 words
The method of claim 4 in which said spacer comprises silicon nitride.
Claim 10
Dependent Claim
20 words
The method of claim 8 in which, prior to deposition of said spacer, a layer of silicon dioxide is deposited.
Claim 11
Dependent Claim
13 words
The method of claim 1, further comprising a step of doping said trench.
Claim 12
Dependent Claim
13 words
The method of claim 1, further comprising a step of filling said trench.
Claim 13
Dependent Claim
24 words
The method of claim 11 in which the sidewalls of said trench are oxidized, and in which said trench is filled with polycrystalline silicon.
Claim 14
Dependent Claim
14 words
The method of claim 1, further comprising a step of patterning said oxide region.
Claim 15
Dependent Claim
37 words
The method of claim 1, in which said first layer and said oxide region have different material composition, and said method further comprising a step, after trench etching, of etching said first layer and said oxide region.
Claim 16
Dependent Claim
36 words
The method of claim 1, in which said first layer and said oxide region have different thickness, and said method further comprising a step, after trench etching, of etching said first layer and said oxide region.
Claim 17
Dependent Claim
19 words
The method of claim 14 or 15, further comprising a step of electrical contact formation on uncovered semiconductor material.
References Cited (Backward Citations)
DE303050C
Cited
US4476623A
Cited
US4331708A
Cited
GB2111304A
Cited
US4502913A
Cited
JPS60241231A
Cited
US4673962A
Cited
US4784720A
Cited
US4717448A
Cited
JPS63188952A
Cited
US4786359A
Cited
US4906585A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-04-14 | 2000-10-14 | 2001-04-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-04-14 | 2004-10-14 | 2005-04-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-04-14 | 2008-10-14 | 2009-04-15 | $7700.00 | Window Closed / Lapsed |