Flash memory card

Claim 2

A flash memory card having a plurality of flash memory devices each of which is divided into a plurality of physical blocks, comprising: a connector for connecting said flash memory card to an external device; a data control logic circuit for controlling a transfer of data between the outside of said flash memory card and the plurality of flash memory devices through said connector and respectively transmitting block erase commands to the flash memory devices including the physical blocks to be erased when the block erase commands associated with a plurality of consecutive logic blocks are inputted via said connector; and an address control logic circuit for managing addresses for the plurality of consecutive logic blocks inputted via said connector so as to disperse into the plurality of flash memory devices by assigning the addresses to their corresponding addresses for the physical blocks of the plurality of flash memory devices and for respectively transmitting chip enable signals to at least two device pairs of the plurality of flash memory devices including the physical blocks to be erased in such a manner that when the block erase commands are externally inputted via said connector, a period in which said at least two device pairs are simultaneously busy, exists.

Claim 3

The flash memory card according to claim 1, wherein said address control logic circuit respectively converts the addresses for the plurality of consecutive logic blocks the addresses for the physical blocks of the plurality of flash memory devices such that the addresses for the plurality of consecutive logic blocks are successively assigned to the plurality of flash memory devices one by one.

Claim 4

The flash memory card according to claim 1, wherein each of the plurality of flash memory devices has an inherent ID code assigned thereto, checks an ID code when the block erase commands are inputted to the flash memory devices, and executes a block erase command only when an inputted ID code coincides with the inherent ID code in each flash memory device, said address control logic circuit simultaneously outputs the chip enable signals to the plurality of flash memory devices including the physical blocks to be erased when the block erase commands associated with a plurality of consecutive logic blocks are inputted from the outside, and said data control logic circuit sends the block erase commands respectively to the plurality of flash memory devices including the physical blocks to be erased together with the inherent ID codes.

Claim 5

The flash memory card according to claim 2, wherein each of the plurality of flash memory devices has an inherent ID code assigned thereto, checks an ID code when the block erase commands are inputted to the flash memory devices, and executes a block erase command only when an inputted ID code coincides with the inherent ID code in each flash memory device, said address control logic circuit simultaneously outputs the chip enable signals to the plurality of flash memory devices including the physical blocks to be erased when the block erase commands associated with a plurality of consecutive logic blocks are inputted from the outside, and said data control logic circuit sends the block erase commands respectively to the plurality of flash memory devices including the physical blocks to be erased together with the inherent ID codes.

Claim 6

The flash memory card according to claim 1, wherein at least one of the plurality of flash memory devices has a file information storage area for storing therein names of files and address information at which the files are stored such that the files are associated with each other, and the flash memory card further includes file management control means for controlling said address control logic circuit and said data control logic circuit such that when file erase command is inputted from said connector together with the name of a file, the file information storage area is retrieved and an area storing the file having the name is erased.

Claim 7

The flash memory card according to claim 2, wherein at least one of the plurality of flash memory devices has a file information storage area for storing therein names of files and address information at which the files are stored such that the files are associated with each other, and the flash memory card further includes file management control means for controlling said address control logic circuit and said data control logic circuit such that when file erase command is inputted from said connector together with the name of a file, the file information storage area is retrieved and an area storing the file having the name is erased.

Claim 8

The flash memory card according to claim 3, wherein at least one of the plurality of flash memory devices has a file information storage area for storing therein names of files and address information at which the files are stored such that the files are associated with each other, and the flash memory card further includes file management control means for controlling said address control logic circuit and said data control logic circuit such that when file erase command is inputted from said connector together with the name of a file, the file information storage area is retrieved and an area storing the file having the name is erased.

Claim 9

A flash memory card having a plurality of flash memory devices each of which is divided into a plurality of physical blocks, comprising: a connector for connecting said flash memory card to an external device; a data control logic circuit for controlling a transfer of data between the outside of said flash memory card and the plurality of flash memory devices through said connector and respectively transmitting block erase commands to the flash memory devices including the physical blocks to be erased when the block erase commands associated with a plurality of consecutive logic blocks are inputted via said connector; an address control logic circuit for managing addresses for the plurality of consecutive logic blocks inputted via said connector; and file management control means for controlling said address control logic circuit and said data control logic circuit; wherein at least one of the plurality of flash memory devices has a file information storage area for storing therein names of files and address information at which the files are stored such that the files are associated with each other, and the file management control means controls the address control logic circuit and the data control logic circuit such that when file erase command is inputted from said connector together with the name of a file, the file information storage area is retrieved and an area storing the file having the name is erased.

Claim 10

A flash memory card having a plurality of flash memory devices each of which is divided into a plurality of physical blocks, comprising: a connector for connecting said flash memory card to an external device; a data control logic circuit for controlling a transfer of data between the outside of said flash memory card and the plurality of flash memory devices through said connector and respectively transmitting block erase commands to the flash memory devices including the physical blocks to be erased when the block erase commands associated with a plurality of consecutive logic blocks are inputted via said connector; an address control logic circuit for managing addresses for the plurality of consecutive logic blocks inputted via said connector; and file management control means for controlling said address control logic circuit and said data control logic circuit; wherein at least one of the plurality of flash memory devices has a file information storage area for storing therein names of files and address information at which the files are stored such that the files are associated with each other, and the file management control means controls the address control logic circuit and the data control logic circuit such that when file erase command is inputted from said connector together with the name of a file, the file information storage area is retrieved and an area storing the file having the name is erased.

Claim 11

A flash memory card according to claim 8, wherein said address control logic circuit manages the addresses so as to disperse into the plurality of flash memory devices by assigning the addresses to their corresponding addresses for the physical blocks of the plurality of flash memory devices and respectively transmits chip enable signals to at least two of the plurality of flash memory devices including the physical blocks to be erased in such a manner that when the block erase commands are externally inputted via said connector, a period in which said at least two flash memory devices are simultaneously busy, exists.

Claim 12

The flash memory card according to claim 8, wherein said address control logic circuit respectively converts the addresses for the plurality of consecutive logic blocks to the addresses for the physical blocks of the plurality of flash memory devices such that the addresses for the plurality of consecutive logic blocks are successively assigned to the plurality of flash memory devices one by one.

Claim 13

The flash memory card according to claim 8, wherein each of the plurality of flash memory devices has an inherent ID code assigned thereto, checks an ID code when the block erase commands are inputted to the flash memory devices, and executes a block erase command only when an inputted ID code coincides with the inherent ID code in each flash memory device, said address control logic circuit simultaneously outputs chip enable signals to the plurality of flash memory devices including the physical blocks to be erased when the block erase commands associated with the plurality of consecutive logic blocks are inputted from the outside, and said data control logic circuit sends the block erase commands respectively to the plurality of flash memory devices including the physical blocks to be erased together with the inherent ID codes.

Claim 14

A flash memory card having a plurality of flash memory devices each of which is divided into a plurality of physical blocks, comprising: a connector for connecting said flash memory card to an external device; a data control logic circuit for controlling a transfer of data between the outside of said flash memory card and the plurality of flash memory devices through said connector and respectively transmitting block erase commands to the flash memory devices including the physical blocks to be erased when the block erase commands associated with a plurality of consecutive logic blocks are inputted via said connector; and an address control logic circuit for managing addresses for the plurality of consecutive logic blocks inputted via said connector; wherein each of the plurality of flash memory devices has an inherent ID code assigned thereto, checks an ID code when the block erase commands are inputted to the flash memory devices, and executes a block erase command only when an inputted ID code coincides with the inherent ID code in each flash memory device, said address control logic circuit simultaneously outputs chip enable signals to the plurality of flash memory devices including the physical blocks to be erased when the block erase commands associated with the plurality of consecutive logic blocks are inputted from the outside, and said data control logic circuit sends the block erase commands respectively to the plurality of flash memory devices including the physical blocks to be erased together with the inherent ID codes.

Claim 15

A flash memory card having a plurality of flash memory devices each of which is divided into a plurality of physical blocks, comprising: a connector for connecting said flash memory card to an external device; a data control logic circuit for controlling a transfer of data between the outside of said flash memory card and the plurality of flash memory devices through said connector and respectively transmitting block erase commands to the flash memory devices including the physical blocks to be erased when the block erase commands associated with a plurality of consecutive logic blocks are inputted via said connector; and an address control logic circuit for managing addresses for the plurality of consecutive logic blocks inputted via said connector; wherein each of the plurality of flash memory devices has an inherent ID code assigned thereto, checks an ID code when the block erase commands are inputted to the flash memory devices, and executes a block erase command only when an inputted ID code coincides with the inherent ID code in each flash memory device, said address control logic circuit simultaneously outputs chip enable signals to the plurality of flash memory devices including the physical blocks to be erased when the block erase commands associated with the plurality of consecutive logic blocks are inputted from the outside, and said data control logic circuit sends the block erase commands respectively to the plurality of flash memory devices including the physical blocks to be erased together with the inherent ID codes.

Claim 16

A flash memory card according to claim 12, wherein said address control logic circuit manages the addresses so as to disperse into the plurality of flash memory devices by assigning the addresses to their corresponding addresses for the physical blocks of the plurality of flash memory devices and respectively transmits the chip enable signals to at least two of the plurality of flash memory devices including the physical blocks to be erased in such a manner that when the block erase commands are externally inputted via said connector, a period in which said at least two flash memory devices are simultaneously busy, exists.

Claim 17

The flash memory card according to claim 12, wherein said address control logic circuit respectively converts the addresses for the plurality of consecutive logic blocks to the addresses for the physical blocks of the plurality of flash memory devices such that the addresses for the plurality of consecutive logic blocks are successively assigned to the plurality of flash memory devices one by one.

Claim 18

The flash memory card according to claim 12, wherein at least one of the plurality of flash memory devices has a file information storage area for storing therein names of files and address information at which the files are stored such that the files are associated with each other, and the flash memory card further includes file management control means for controlling said address control logic circuit and said data control logic circuit such that when file erase command is inputted from said connector together with the name of a file, the file information storage area is retrieved and an area storing the file having the name is erased.