US5652726A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device having hierarchical bit line structure employing improved bit line precharging system
Assignee: Renesas Electronics Corp
•
Filing: 1995-08-18
•
Granted: 1997-07-29
•
Expires: 2015-08-18
Abstract
Abstract A semiconductor memory device comprises a main bit line pair, a plurality of subbit line pairs, a plurality of selection transistor pairs, a plurality of word lines, a plurality of memory cells, and a plurality of first precharging circuits. The subbit line pairs are provided in correspondence to the main bit line pair. One and other subbit lines of the subbit line pairs are arranged in straight lines along the main bit line pair. The selection transistors are provided in correspondence to the subbit line pairs. Each of the selection transistor pairs is connected between the main bit line pair and the corresponding subbit line pair, and turned on in response to a prescribed selection signal. The word lines are arranged to intersect with one and the other subbit lines of the subbit line pairs. The memory cells are provided in correspondence to intersection points between one and the other subbit lines of the subbit line pairs and the word lines. Each of the memory cells is connected to the corresponding subbit line and the corresponding word line. The first precharging circuits are provided in correspondence to the subbit line pairs. Each of the first precharging circuits directly precharges the corresponding subbit line pair at the prescribed precharging potential.
Inventors
- 👤 Masaki Tsukude
- 👤 Takahiro Tsuruda
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 11:46
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/409; G11C11/4097; G11C11/4094; G11C7/00; G11C7/12; G11C7/18
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
187 words
A semiconductor memory device comprising: a main bit line pair; a plurality of subbit line pairs arranged along said main bit line pair; a plurality of selection transistor pairs, each connected between said main bit line pair and the corresponding subbit line pair and turned on in response to a prescribed selection signal; a plurality of word lines arranged to cross-over said plurality of subbit line pairs; a plurality of memory cells, provided at corresponding cross-over points between each of the subbit lines of said plurality of subbit line pairs and said plurality of word lines, each connected to the corresponding subbit line and the corresponding word line; precharging means for directly precharging said plurality of subbit line pairs to a prescribed precharging potential; and a sense amplifier connected to said main bit line pair for amplifying a potential difference appearing between the main bit lines of said main bit line pair, the corresponding subbit line pair connected to said main bit line pair via a respective selection transistor having unamplified potential levels corresponding to data in respective memory cells prior to amplification by said sense amplifier.
Claim 2
Dependent Claim
187 words
A semiconductor memory device comprising: a main bit line pair; a plurality of subbit line pairs arranged along said main bit line pair; a plurality of selection transistor pairs, each connected between said main bit line pair and the corresponding subbit line pair and turned on in response to a prescribed selection signal; a plurality of word lines arranged to cross-over said plurality of subbit line pairs; a plurality of memory cells, provided at corresponding cross-over points between each of the subbit lines of said plurality of subbit line pairs and said plurality of word lines, each connected to the corresponding subbit line and the corresponding word line; precharging means for directly precharging said plurality of subbit line pairs to a prescribed precharging potential; and a sense amplifier connected to said main bit line pair for amplifying a potential difference appearing between the main bit lines of said main bit line pair, the corresponding subbit line pair connected to said main bit line pair via a respective selection transistor having unamplified potential levels corresponding to data in respective memory cells prior to amplification by said sense amplifier.
Claim 3
Dependent Claim
218 words
A semiconductor memory device comprising: a main bit line pair; and a plurality of subbit line pairs, each subbit line of said plurality of subbit line pairs arranged in straight lines along said main bit line pair, said semiconductor memory device further comprising: a plurality of selection transistor pairs, each connected between said main bit line pair and the corresponding subbit line pair and turned on in response to a prescribed selection signal; a plurality of word lines arranged to cross-over each of the subbit lines of said plurality of subbit line pairs; a plurality of memory cells provided at corresponding cross-over points between each of the subbit lines of said plurality of subbit line pairs and said plurality of word lines, each connected to the corresponding subbit line and the corresponding word line; a plurality of first precharging means provided in correspondence to said plurality of subbit line pairs to a prescribed precharging potential; and a sense amplifier connected to said main bit line pair for amplifying a potential difference appearing between the main bit lines of said main bit line pair, the corresponding subbit line pair connected to said main bit line pair via a respective selection transistor having unamplified potential levels corresponding to data in respective memory cells prior to amplification by said sense amplifier.
Claim 4
Dependent Claim
218 words
A semiconductor memory device comprising: a main bit line pair; and a plurality of subbit line pairs, each subbit line of said plurality of subbit line pairs arranged in straight lines along said main bit line pair, said semiconductor memory device further comprising: a plurality of selection transistor pairs, each connected between said main bit line pair and the corresponding subbit line pair and turned on in response to a prescribed selection signal; a plurality of word lines arranged to cross-over each of the subbit lines of said plurality of subbit line pairs; a plurality of memory cells provided at corresponding cross-over points between each of the subbit lines of said plurality of subbit line pairs and said plurality of word lines, each connected to the corresponding subbit line and the corresponding word line; a plurality of first precharging means provided in correspondence to said plurality of subbit line pairs to a prescribed precharging potential; and a sense amplifier connected to said main bit line pair for amplifying a potential difference appearing between the main bit lines of said main bit line pair, the corresponding subbit line pair connected to said main bit line pair via a respective selection transistor having unamplified potential levels corresponding to data in respective memory cells prior to amplification by said sense amplifier.
Claim 5
Dependent Claim
56 words
The semiconductor memory device of claim 2, further comprising: control means for controlling the precharging means corresponding to the subbit line pairs of a first selection transistor pair, continuously precharging the corresponding subbit line pair while a second selection transistor pair is in an off state, and the first transistor pair is in an on state.
Claim 6
Dependent Claim
24 words
The semiconductor memory device of claim 2, further comprising: second precharging means for precharging said main bit line pair to said prescribed precharging potential.
Claim 7
Dependent Claim
30 words
The semiconductor memory device of claim 2, further comprising: equalizing means for equalizing potentials of each of the main bit lines of said main bit line pairs with each other.
References Cited (Backward Citations)
JPS60234296A
Cited
JPS63228496A
Cited
JPH01189096A
Cited
US5436870A
Cited
US5291450A
Cited
US5291432A
Cited
JPH05250875A
Cited
US5495440A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-07-28 | 2001-01-27 | 2001-07-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-07-28 | 2005-01-27 | 2005-07-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-07-28 | 2009-01-27 | 2009-07-29 | $7700.00 | Window Closed / Lapsed |