← Back to Patent Explorer
US5664161A Expired / Lapsed US ⏱️ 0.0 years remaining

Address-translatable graphic processor, data processor and drawing method with employment of the same

Assignee: Renesas Electronics Corp
•
Filing: 1995-06-07
•
Granted: 1997-09-02
•
Expires: 2015-06-07
📄 Original PDF 🌐 Google Patents

Abstract

Abstract In a graphic processing system, there are provided a main memory, a buffer containing a bit map memory for holding display data, a central processing unit for performing a data process involving a translation from a virtual address into a physical address so as to access the main memory, a graphic processor connected to the main memory and buffer, for processing data into a display form, and a system bus interface connected to the central processing unit, main memory and graphic processor, capable of exchanging the data among them. Furthermore, the graphic processing system includes a drawing processing unit connected to the system bus interface, for translating the virtual address into the physical address so as to access the main memory and to process the data, a bus arbitrator for performing arbitration between demands for using the interface given from the central processing unit and graphic processor, and a suspend circuit for asserting a signal requesting that the interface is released to the central processing unit.

Inventors

  • 👤 Tadashi Fukushima
  • 👤 Shigeru Matsuo
  • 👤 Shoji Yoshida
  • 👤 Tooru Komagawa

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 02:45
CPC Classifications
G; G06; G06T; G06T1/00; G06T1/20; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/10

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 139 words
A data processing apparatus comprising: a main memory for storing data; a secondary storage unit for temporarily saving data stored in said main memory; a central processing unit for accessing data using a virtual address, processing the accessed data and outputting an image processing command; a graphic processor for processing bit map data in said main memory and for outputting to said central processing unit a request signal for reading bit map data to be processed from said secondary storage unit and for supplying said bit map data read from said secondary storage unit to said main memory, wherein said graphic processor includes means for using an updatable address translation table for translating a virtual address into a physical address; and a system bus for exchanging data between said main memory, said central processing unit and said graphic processor.
Claim 2
Dependent Claim 139 words
A data processing apparatus comprising: a main memory for storing data; a secondary storage unit for temporarily saving data stored in said main memory; a central processing unit for accessing data using a virtual address, processing the accessed data and outputting an image processing command; a graphic processor for processing bit map data in said main memory and for outputting to said central processing unit a request signal for reading bit map data to be processed from said secondary storage unit and for supplying said bit map data read from said secondary storage unit to said main memory, wherein said graphic processor includes means for using an updatable address translation table for translating a virtual address into a physical address; and a system bus for exchanging data between said main memory, said central processing unit and said graphic processor.
Claim 3
Dependent Claim 17 words
A data processing apparatus according to claim 1, wherein said secondary storage unit is a hard disk.
Claim 4
Dependent Claim 156 words
A data processing apparatus, comprising: a main memory for storing data; a secondary storage unit for temporarily saving data stored in said main memory; a central processing unit for accessing data using a virtual address, processing the accessed data and outputting an image processing command; a graphic processor for processing bit map data present in said main memory and for outputting to said central processing unit a request signal for reading bit map data to be processed from said secondary storage unit and for supplying said bit map data read from said secondary storage unit to said main memory, wherein said graphic processor includes means for using an updatable address translation table for translating a virtual address into a physical address; a system bus for exchanging data between said main memory, said central processing unit and said graphic processor; and a display apparatus for displaying information corresponding to bit map data processed by said graphic processor.
Claim 5
Dependent Claim 156 words
A data processing apparatus, comprising: a main memory for storing data; a secondary storage unit for temporarily saving data stored in said main memory; a central processing unit for accessing data using a virtual address, processing the accessed data and outputting an image processing command; a graphic processor for processing bit map data present in said main memory and for outputting to said central processing unit a request signal for reading bit map data to be processed from said secondary storage unit and for supplying said bit map data read from said secondary storage unit to said main memory, wherein said graphic processor includes means for using an updatable address translation table for translating a virtual address into a physical address; a system bus for exchanging data between said main memory, said central processing unit and said graphic processor; and a display apparatus for displaying information corresponding to bit map data processed by said graphic processor.
Claim 6
Dependent Claim 17 words
A data processing apparatus according to claim 3, wherein said secondary storage unit is a hard disk.

References Cited (Backward Citations)

US4860192A Cited
US4737909A Cited
US4791580A Cited
JPS6391787A Cited
US5369744A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-09-01 2001-03-03 2001-09-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-09-01 2005-03-03 2005-09-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-09-01 2009-03-03 2009-09-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag