← Back to Patent Explorer
US5680175A Expired / Lapsed US ⏱️ 0.0 years remaining

Video signal conversion apparatus having a common frame memory for video signals having different synchronizing signals

Assignee: Hitachi Ltd
•
Filing: 1995-08-09
•
Granted: 1997-10-21
•
Expires: 2015-08-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An image composing and displaying apparatus includes frame memory constituent elements of an identical structure, a video input portion, a video output portion, a controller for selecting connection of each element to the video input or output portion, and an image drawing portion for reading and writing video data from and in the memory elements. The memory elements can be used for the input and output operations and hence the size thereof can be easily expanded; moreover, the numbers of the elements respectively connected to the video input and output portions can be adaptively varied.

Inventors

  • 👤 Norifumi Yanai
  • 👤 Ryo Fujita
  • 👤 Koyo Katsura
  • 👤 Yasushi Fukunaga

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 22:16
CPC Classifications
G; G09; G09G; G09G5/00; G09G5/36; G09G5/39; G06; G06T; G06T1/00; G06T1/20; H; H04; H04N; H04N19/00; H04N19/42; H04N19/60; H04N19/61; H04N5/00; H04N5/222; H04N5/262; H04N5/2624; G09G2340/00; G09G2340/12; G09G2340/125; G09G2360/00; G09G2360/12; G09G2360/123; G09G5/399

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 225 words
An image input/output apparatus for inputting therein and outputting therefrom a first video signal and a second video signal, comprising: a frame memory for storing therein first data and second data which are respectively contained in the first and second video signals, wherein said first and second video signals have different frequencies from each other; a first buffer for communicating and storing therein the first data; a second buffer for communicating and storing therein the second data; time indicating means for outputting a timing signal as a reference of a transfer period in which communications are achieved between the frame memory and each of the first and second buffers; and a time-sharing control means, operative in response to reception of a request from either one of the first and second buffers for a transfer period for communication between the frame memory and the buffers, for outputting transfer acknowledgement to either one of the buffers, thereby allocating a period indicated by the time indicating means as the transfer period respectively of the first data and the second data, the first and second buffers respectively issuing the allocation requests of the transfer period of the first data and the second data to the time-sharing control means and achieving, when the transfer period is thus allocated, communications respectively of the first and second data with the frame memory.
Claim 2
Dependent Claim 225 words
An image input/output apparatus for inputting therein and outputting therefrom a first video signal and a second video signal, comprising: a frame memory for storing therein first data and second data which are respectively contained in the first and second video signals, wherein said first and second video signals have different frequencies from each other; a first buffer for communicating and storing therein the first data; a second buffer for communicating and storing therein the second data; time indicating means for outputting a timing signal as a reference of a transfer period in which communications are achieved between the frame memory and each of the first and second buffers; and a time-sharing control means, operative in response to reception of a request from either one of the first and second buffers for a transfer period for communication between the frame memory and the buffers, for outputting transfer acknowledgement to either one of the buffers, thereby allocating a period indicated by the time indicating means as the transfer period respectively of the first data and the second data, the first and second buffers respectively issuing the allocation requests of the transfer period of the first data and the second data to the time-sharing control means and achieving, when the transfer period is thus allocated, communications respectively of the first and second data with the frame memory.
Claim 3
Dependent Claim 61 words
An image input/output apparatus according to claim 1, further including an oscillator for supplying a clock signal to said time indicating means, said clock signal being used by said time indicating means to create a data transfer period for inputting or outputting the first and second data of the first and second video signals, respectively, to or from said frame memory.
Claim 4
Dependent Claim 38 words
An image input/output apparatus according to claim 2, wherein a number of data transfer periods per unit time must be larger than a total number of rasters of the first and second video signals per unit time, respectively.

References Cited (Backward Citations)

US4485402A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-10-20 2001-04-21 2001-10-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-10-20 2005-04-21 2005-10-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-10-20 2009-04-21 2009-10-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag