US5696468A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for autocalibrating the center frequency of a voltage controlled oscillator of a phase locked loop
Assignee: Qualcomm Inc
•
Filing: 1996-02-29
•
Granted: 1997-12-09
•
Expires: 2016-02-29
Abstract
Abstract The clock multiplying phase locked loop includes components for selectively setting a center frequency of a voltage controlled oscillator (VCO) to bias the VCO for operation within a selected range of input frequencies. To this end, the VCO is configured to output a signal at a selected center frequency based upon a tuning current provided to the VCO. Initially, a voltage input of the VCO is set to a reference voltage and a feedback signal is generated. The feedback signal, perhaps divided by N, is input to a phase-frequency detector. The phase-frequency detector also receives a reference frequency signal having a frequency at the selected center frequency. The detector outputs an UP or DOWN signal indicating whether the feedback signal is greater or less than the reference frequency signal. A center frequency adjustment unit receives the UP or DOWN signals from the detector and adjusts the tuning current to modify the center frequency of the VCO to reduce any difference between the feedback frequency and the reference frequency received by the phase-frequency detector. The VCO, the detector and the adjustment unit, as well as other components, operate in a loop causing the center frequency of the VCO to be iteratively adjusted until the center frequency approximates the selected center frequency to a selected degree of resolution. At that point, the voltage reference signal is disconnected from the voltage input of the VCO and the frequency reference signal is disconnected from the input of the phase-frequency detector, thus allowing the clock multiplier to operate as a phase locked loop (PLL). The tuning current, however, continues to be applied to the VCO to maintain the center frequency of the VCO at the selected center frequency such that further operation of the VCO is biased to that center frequency. Method and apparatus embodiments of the invention are disclosed.
Inventors
- 👤 Benjamin E. Nise
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 19:00
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/18; H03L7/183; H03L7/187; H03L7/189; H03L7/08; H03L7/099; H03L2207/00; H03L2207/06
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
211 words
In a clock multiplier having a phase-locked loop including a phase-frequency detector and a voltage controlled oscillator wherein the voltage control oscillator outputs a signal having a frequency at some multiple of an input frequency received by the phase-frequency detector based upon a center frequency, an improvement directed to setting a center frequency of the voltage controlled oscillator, said improvement comprising: a frequency reference source means, connected to an input of the phase-frequency detector, for providing a frequency reference signal at a selected center frequency; adjustment means, connected between the phase-frequency detector and a course tuning input of the voltage controlled oscillator, for generating a course tuning current; a voltage reference source means, connected to a voltage input of the voltage controlled oscillator, for providing a voltage reference signal; means within the voltage controlled oscillator for biasing an output frequency using the course tuning current until a stable output frequency is achieved based upon the reference frequency; and means for disconnecting the frequency reference source from the input of the phase-frequency detector and the voltage reference signal from the input of the voltage controlled oscillator to allow an input clock signal received by the phase-frequency detector to be multiplied by the voltage controlled oscillator as biased by the course tuning current.
Claim 2
Dependent Claim
211 words
In a clock multiplier having a phase-locked loop including a phase-frequency detector and a voltage controlled oscillator wherein the voltage control oscillator outputs a signal having a frequency at some multiple of an input frequency received by the phase-frequency detector based upon a center frequency, an improvement directed to setting a center frequency of the voltage controlled oscillator, said improvement comprising: a frequency reference source means, connected to an input of the phase-frequency detector, for providing a frequency reference signal at a selected center frequency; adjustment means, connected between the phase-frequency detector and a course tuning input of the voltage controlled oscillator, for generating a course tuning current; a voltage reference source means, connected to a voltage input of the voltage controlled oscillator, for providing a voltage reference signal; means within the voltage controlled oscillator for biasing an output frequency using the course tuning current until a stable output frequency is achieved based upon the reference frequency; and means for disconnecting the frequency reference source from the input of the phase-frequency detector and the voltage reference signal from the input of the voltage controlled oscillator to allow an input clock signal received by the phase-frequency detector to be multiplied by the voltage controlled oscillator as biased by the course tuning current.
Claim 3
Dependent Claim
101 words
The improvement of claim 1 wherein the means for providing a course tuning current comprises: successive approximation logic means, connected to an output of the phase-frequency detector, for receiving a signal representative of a difference between a frequency output from the voltage controlled oscillator and for outputting a digital signal approximation of a course tuning current value necessary to minimize the difference in frequency, said approximation being iteratively refined as a function of time; and digital to analog converter means for generating the course tuning current signal as a function of the digital signal output from the successive approximation logic means.
Claim 4
Dependent Claim
59 words
The improvement of claim 1 wherein the means for providing a voltage reference comprises: an operational amplifier having a first input connected to a voltage reference source and a second input connected to a feedback output of the operational amplifier; and a switch interconnecting the output of the operational amplifier and the voltage input of the voltage controlled oscillator.
Claim 5
Independent Claim
174 words
A method for setting a voltage controlled oscillator to a selected center frequency for use within a clock multiplier containing the voltage controlled oscillator and phase-frequency detector configured within a feedback loop, said method comprising the steps of: applying a frequency reference signal to an input of the phase-frequency detector at the selected center frequency; applying a voltage reference signal to an input of the voltage controlled oscillator and generating a feedback frequency signal from the voltage controlled oscillator in response thereto; iteratively comparing the feedback frequency signal from the voltage controlled oscillator to the selected center frequency, generating a course tuning current signal for reducing a difference between the output frequency and the selected center frequency, and applying the course tuning current signal to the voltage controlled oscillator until the voltage controlled oscillator is biased to the selected center frequency; and disconnecting the voltage reference source from the voltage input of the voltage controlled oscillator and disconnecting the frequency reference signal from an input of phase-frequency detector and instead inputting a clock signal.
Claim 6
Independent Claim
174 words
A method for setting a voltage controlled oscillator to a selected center frequency for use within a clock multiplier containing the voltage controlled oscillator and phase-frequency detector configured within a feedback loop, said method comprising the steps of: applying a frequency reference signal to an input of the phase-frequency detector at the selected center frequency; applying a voltage reference signal to an input of the voltage controlled oscillator and generating a feedback frequency signal from the voltage controlled oscillator in response thereto; iteratively comparing the feedback frequency signal from the voltage controlled oscillator to the selected center frequency, generating a course tuning current signal for reducing a difference between the output frequency and the selected center frequency, and applying the course tuning current signal to the voltage controlled oscillator until the voltage controlled oscillator is biased to the selected center frequency; and disconnecting the voltage reference source from the voltage input of the voltage controlled oscillator and disconnecting the frequency reference signal from an input of phase-frequency detector and instead inputting a clock signal.
Claim 7
Dependent Claim
266 words
A clock multiplying phase lock looped circuit comprising: a phase-frequency detector for receiving an input clock signal and a feedback clock signal and for outputting a signal representative of phase/frequency differences therebetween; a charge pump for receiving the output signal from the phase-frequency detector and for inputting or outputting an amount of charge in response thereto; a loop filter, including one or more capacitors, for maintaining an amount of charge in response to operation of the charge pump; a voltage controlled oscillator having a voltage input signal connected to an output of the loop filter for generating an output clock signal having a frequency representative of the input voltage signal but multiplied by a predetermined factor N, said voltage controlled oscillator also having a voltage reference signal input and a course tuning current input; a divide-by-N circuit interconnecting an output of the voltage controlled oscillator and the feedback input of the phase-frequency detector; a voltage reference source for providing a reference voltage to the voltage controlled oscillator and for selectively providing the reference voltage also to the input voltage input of the voltage controlled oscillator; a reference frequency source for selectively providing a reference frequency as an input frequency to the phase-frequency detector; and an adjustment unit, connected between the output of the phase-frequency detector and the course tuning current input of the voltage controlled oscillator, for generating a course tuning current signal selected to minimize differences between the frequency reference signal and the feedback frequency reference signal, said course tuning current maintaining a center frequency of the voltage controlled oscillator at approximately the reference frequency.
Claim 8
Dependent Claim
266 words
A clock multiplying phase lock looped circuit comprising: a phase-frequency detector for receiving an input clock signal and a feedback clock signal and for outputting a signal representative of phase/frequency differences therebetween; a charge pump for receiving the output signal from the phase-frequency detector and for inputting or outputting an amount of charge in response thereto; a loop filter, including one or more capacitors, for maintaining an amount of charge in response to operation of the charge pump; a voltage controlled oscillator having a voltage input signal connected to an output of the loop filter for generating an output clock signal having a frequency representative of the input voltage signal but multiplied by a predetermined factor N, said voltage controlled oscillator also having a voltage reference signal input and a course tuning current input; a divide-by-N circuit interconnecting an output of the voltage controlled oscillator and the feedback input of the phase-frequency detector; a voltage reference source for providing a reference voltage to the voltage controlled oscillator and for selectively providing the reference voltage also to the input voltage input of the voltage controlled oscillator; a reference frequency source for selectively providing a reference frequency as an input frequency to the phase-frequency detector; and an adjustment unit, connected between the output of the phase-frequency detector and the course tuning current input of the voltage controlled oscillator, for generating a course tuning current signal selected to minimize differences between the frequency reference signal and the feedback frequency reference signal, said course tuning current maintaining a center frequency of the voltage controlled oscillator at approximately the reference frequency.
Claim 9
Dependent Claim
53 words
The circuit of claim 5 wherein the adjustment unit includes: a successive approximation logic unit for generating a binary signal for reducing differences between the frequency reference signal and the output frequency from the phase-frequency detector; and a digital to analog converter for converting the binary signal into the course tuning current signal.
Claim 10
Dependent Claim
57 words
The circuit of claim 5 wherein the voltage reference source comprises: an operational amplifier having a first input connected to a voltage reference signal and a second input connected to a feedback output of the operation amplifier; and a switch connected between the output of the operational amplifier and the voltage input of the voltage controlled oscillator.
Claim 11
Dependent Claim
21 words
The circuit of claim 5 wherein the voltage controlled oscillator comprises a voltage to current converter and a current controlled oscillator.
Claim 12
Dependent Claim
141 words
The circuit of claim 8 wherein the voltage to current converter comprises: a resistor interconnecting first and second nodes, with said first node interconnected between a fixed high voltage source and a ground and with said second node connected between a current output node and a ground; a first voltage buffer connected between the voltage input and the first node; a second voltage buffer connected between the voltage reference input and the second node; and a current mirror interconnecting the course tuning current input, the first and second nodes, and the ground, with the current mirror being connected to the second node through a transistor device conducting a bias current such that the output current equals the bias current minus a difference between the input voltage and the reference voltage, said difference being first divided by the resistance of said resistor.
Claim 13
Dependent Claim
45 words
The circuit of claim 8 wherein the voltage to current converter is configured to generate an output current equal to a bias current minus a difference between an input voltage and a reference voltage, said difference being first divided by the resistance of said resistor.
Claim 14
Dependent Claim
167 words
A clock multiplier circuit comprising: a phase locked loop circuit including a phase-frequency detector and a voltage controlled oscillator; a frequency reference source, connected to an input of the phase-frequency detector, for providing a frequency reference signal at a selected center frequency; adjustment unit, connected between the phase-frequency detector and a course tuning input of the voltage controlled oscillator, for generating a course tuning current; a voltage reference source, connected to a voltage input of the voltage controlled oscillator, for providing a voltage reference signal; circuitry within the voltage controlled oscillator for biasing an output frequency using the course tuning current until a stable output frequency is achieved based upon the reference frequency; and switches for disconnecting the frequency reference source from the input of the phase-frequency detector and the voltage reference signal from the input of the voltage controlled oscillator to allow an input clock signal received by the phase-frequency detector to be multiplied by the voltage controlled oscillator as biased by the course tuning current.
Claim 15
Dependent Claim
167 words
A clock multiplier circuit comprising: a phase locked loop circuit including a phase-frequency detector and a voltage controlled oscillator; a frequency reference source, connected to an input of the phase-frequency detector, for providing a frequency reference signal at a selected center frequency; adjustment unit, connected between the phase-frequency detector and a course tuning input of the voltage controlled oscillator, for generating a course tuning current; a voltage reference source, connected to a voltage input of the voltage controlled oscillator, for providing a voltage reference signal; circuitry within the voltage controlled oscillator for biasing an output frequency using the course tuning current until a stable output frequency is achieved based upon the reference frequency; and switches for disconnecting the frequency reference source from the input of the phase-frequency detector and the voltage reference signal from the input of the voltage controlled oscillator to allow an input clock signal received by the phase-frequency detector to be multiplied by the voltage controlled oscillator as biased by the course tuning current.
Claim 16
Dependent Claim
99 words
The circuit of claim 11 wherein the adjustment unit comprises: successive approximation logic unit, connected to an output of the phase-frequency detector, for receiving a sisal representative of a difference between a frequency output from the voltage controlled oscillator and the frequency reference and for outputting a digital sisal approximation of a course tuning current value necessary to minimize the difference in frequency, said approximation being iteratively refined as a function of time; and digital to analog converter for generating the course tuning current signal as a function of the digital signal output from the successive approximation logic unit.
Claim 17
Dependent Claim
56 words
The circuit of claim 11 wherein the voltage reference source comprises: an operational amplifier having a first input connected to a voltage reference source and a second input connected to a feedback output of the operational amplifier; and a switch interconnecting the output of the operational amplifier and the voltage input of the voltage controlled oscillator.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-12-08 | 2001-06-09 | 2001-12-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-12-08 | 2005-06-09 | 2005-12-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-12-08 | 2009-06-09 | 2009-12-09 | $7700.00 | Window Closed / Lapsed |