US5721833A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Push-out of low priority signals from switch buffers
Assignee: Verizon Laboratories Inc
•
Filing: 1995-12-29
•
Granted: 1998-02-24
•
Expires: 2015-12-29
Abstract
Abstract An apparatus and method for push-out of signals from switch buffers ensures that a high percentage of the highest priority input signals are accepted by the switch by using the switch resources to remove lower priority input signals from the switch buffer in order to accommodate higher priority input signals. Signals of any priority may be pushed out of the switch buffer. The apparatus requires a queue with simultaneous read and write capability and a switch that performs one read operation to N write operations, N being the number of input ports. It pushes signals out of the buffer by performing additional "dummy" read operations to read out signals of the specified priority, and then discards the signals by preventing them from entering the parallel-to-serial shift registers. A preferred embodiment of the invention utilizes an ATM CAM-controlled switch fabric, where the CAM receives the arrival number and priority of each cell in the buffer. The location of low priority cells is found by activating a dummy read priority line and addressing the CAM.
Inventors
- 👤 Michael Cooperman
- 👤 D. Dean Casey
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 12:42
CPC Classifications
H; H04; H04L; H04L49/00; H04L49/90; H04L49/9084; H04L49/9089; H04L45/00; H04L45/74; H04L45/745; H04L45/7453; H04L49/10; H04L49/104; H04L49/105; H04L9/00; H04L9/40; H04Q; H04Q11/00; H04Q11/04; H04Q11/0428; H04Q11/0478; H04L12/00; H04L12/54; H04L12/56; H04L12/5601; H04L2012/5638; H04L2012/5646; H04L2012/5651; H04L2012/5678; H04L2012/5681
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
172 words
An apparatus for push-out of one or more of a plurality of signals, each of said signals having one of a set of priorities, from a buffer of a signal switch, said buffer having a plurality of locations, comprising, in combination: means for writing and reading simultaneously to and from said buffer, wherein the number of reads required to output said signals from said buffer during a time slot is less than the number of writes required to input said signals to said buffer during said time slot; means for identifying said priority and the location in said buffer of each of said plurality of signals resident in said buffer; means for performing dummy reads of ones of said signals having a specific one of said set of priorities during the part of each of said time slots when said buffer is normally written to but not read from; and means for preventing said signals read from said buffer by said dummy reads from going to the output of said signal switch.
Claim 2
Independent Claim
172 words
An apparatus for push-out of one or more of a plurality of signals, each of said signals having one of a set of priorities, from a buffer of a signal switch, said buffer having a plurality of locations, comprising, in combination: means for writing and reading simultaneously to and from said buffer, wherein the number of reads required to output said signals from said buffer during a time slot is less than the number of writes required to input said signals to said buffer during said time slot; means for identifying said priority and the location in said buffer of each of said plurality of signals resident in said buffer; means for performing dummy reads of ones of said signals having a specific one of said set of priorities during the part of each of said time slots when said buffer is normally written to but not read from; and means for preventing said signals read from said buffer by said dummy reads from going to the output of said signal switch.
Claim 3
Dependent Claim
52 words
The apparatus of claim 1, wherein the number of said dummy reads during a time slot equals the number of said writes required to input said signals to said buffer during said time slot minus the number of said reads required to output said signals from said buffer during said time slot.
Claim 4
Dependent Claim
10 words
The apparatus of claim 2, wherein said buffer is CAM-controlled.
Claim 5
Dependent Claim
13 words
The apparatus of claim 3, wherein said signals are asynchronous transfer mode cells.
Claim 6
Dependent Claim
38 words
The apparatus of claim 2, wherein said priority of said signals of which said dummy reads are made is lower than said priorities of said signals that remain in said buffer or are read normally to said output.
Claim 7
Dependent Claim
17 words
The apparatus of claim 2, wherein said output of said signal switch includes a parallel-to-serial shift register.
Claim 8
Independent Claim
166 words
A method for push-out of one or more of a plurality of signals, each of said signals having one of a set of priorities, from a signal switch, comprising the steps, in combination, of: utilizing a buffer in said switch that has a plurality of locations and simultaneous read and write capability, wherein the number of reads required to output said signals from said buffer during a time slot is less than the number of writes required to input said signals to said buffer during said time slot; identifying said priority and the location in said buffer of each of said plurality of signals resident in said buffer; performing dummy reads of ones of said signals having a specific one of said set of priorities during the part of each of said time slots when said buffer is normally written to but not read from; and preventing said signals read from said buffer by said dummy reads from going to the output of said signal switch.
Claim 9
Independent Claim
166 words
A method for push-out of one or more of a plurality of signals, each of said signals having one of a set of priorities, from a signal switch, comprising the steps, in combination, of: utilizing a buffer in said switch that has a plurality of locations and simultaneous read and write capability, wherein the number of reads required to output said signals from said buffer during a time slot is less than the number of writes required to input said signals to said buffer during said time slot; identifying said priority and the location in said buffer of each of said plurality of signals resident in said buffer; performing dummy reads of ones of said signals having a specific one of said set of priorities during the part of each of said time slots when said buffer is normally written to but not read from; and preventing said signals read from said buffer by said dummy reads from going to the output of said signal switch.
Claim 10
Dependent Claim
52 words
The method of claim 7, wherein the number of said dummy reads during a time slot equals the number of said writes required to input said signals to said buffer during said time slot minus the number of said reads required to output said signals from said buffer during said time slot.
Claim 11
Dependent Claim
10 words
The method of claim 8, wherein said buffer is CAM-controlled.
References Cited (Backward Citations)
US5267232A
Cited
US5287346A
Cited
US5528763A
Cited
US5541913A
Cited
US5550823A
Cited
US5553061A
Cited
US5550815A
Cited
US5513134A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-02-23 | 2001-08-25 | 2002-02-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-02-23 | 2005-08-25 | 2006-02-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-02-23 | 2009-08-25 | 2010-02-24 | $7700.00 | Window Closed / Lapsed |