US5802580A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High performance digital electronic system architecture and memory circuit thereof
Assignee: Individual
•
Filing: 1997-03-05
•
Granted: 1998-09-01
•
Expires: 2017-03-05
Abstract
Abstract A digital electronic system architecture having one or more system components and a memory coupled to selected system components, the memory selectively storing and communicating data among the coupled components. The digital electronic system preferably also has a transaction control bus, coupled to each of the selected system components and to the memory, for communicating command and control signals among the components and memory. A memory circuit is provided that has a plurality of ports, each of the ports (i) having an input terminal and an output terminal that transfer data independently of one another, (ii) operating independently of one another and (iii) being coupled respectively to one of the other system components for data communication therewith. A read interface for a memory array is provided that has a queue for receiving data read from a row of the array and a selection circuit for placing in the queue a contiguous block of the read data, the size of the block and its placement being selectable. The read interface preferably comprises a plurality of queues, and the selection circuit preferably is adapted to place independently selectable blocks of the read data in independently selectable positions in selected queues. A write interface for a memory array is also provided that has a queue for receiving data to be written to the array and a selection circuit for placing in the array a contiguous block of received data, the size of the block and its placement being selectable. The write interface preferably comprises a plurality of queues, and the selection circuit preferably is adapted to place independently selectable data received from selected queues in independently selectable positions in the memory array.
Inventors
- 👤 Gary L. McAlpine
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 19:58
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1015; G11C7/103; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/1605; G06F13/1642
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
246 words
A memory circuit, comprising: a memory array, a plurality of data communication ports; a plurality of data queues for buffering data between said plurality of data communication ports and said memory array, each of said data queues being capable of simultaneously buffering a plurality of data words between a data communication port and a selected location in said memory array; a routing circuit interposed between said memory array and said plurality of data queues for routing data between a selected set of locations in said memory array and a selected set of locations in said data queues; a transaction control port, common to said plurality of data communication ports, comprising a set of signal lines for receiving transaction commands, each of said transaction commands providing address and control information for a corresponding transaction between a data communication port and said memory array, the required duration of at least one of said transaction commands being less than the time required for execution of said transaction corresponding thereto; and a control circuit, responsive to said transaction control port, said control circuit having common control of said memory array, said plurality of data communication ports, said plurality of data queues and said routing circuit, and being adapted to receive and decode a plurality of successive transaction commands so as to execute corresponding, temporally overlapping transactions and thereby provide concurrent control of a plurality of individual transfers of data between said plurality of data communication ports and said memory array.
Claim 2
Dependent Claim
246 words
A memory circuit, comprising: a memory array, a plurality of data communication ports; a plurality of data queues for buffering data between said plurality of data communication ports and said memory array, each of said data queues being capable of simultaneously buffering a plurality of data words between a data communication port and a selected location in said memory array; a routing circuit interposed between said memory array and said plurality of data queues for routing data between a selected set of locations in said memory array and a selected set of locations in said data queues; a transaction control port, common to said plurality of data communication ports, comprising a set of signal lines for receiving transaction commands, each of said transaction commands providing address and control information for a corresponding transaction between a data communication port and said memory array, the required duration of at least one of said transaction commands being less than the time required for execution of said transaction corresponding thereto; and a control circuit, responsive to said transaction control port, said control circuit having common control of said memory array, said plurality of data communication ports, said plurality of data queues and said routing circuit, and being adapted to receive and decode a plurality of successive transaction commands so as to execute corresponding, temporally overlapping transactions and thereby provide concurrent control of a plurality of individual transfers of data between said plurality of data communication ports and said memory array.
Claim 3
Dependent Claim
32 words
The memory circuit of claim 1, further comprising a plurality of input terminals, said control circuit including circuitry for selecting groups of said input terminals to form corresponding said data communication ports.
Claim 4
Dependent Claim
31 words
The memory circuit of claim 2, further comprising plurality of output terminals, said control circuit including circuitry for selecting groups of said output terminals to form corresponding said data communication ports.
Claim 5
Dependent Claim
124 words
The memory circuit of claim 3, wherein said plurality of data queues comprise a plurality of input storage elements for receiving input data serially and presenting said input data to said routing circuit in parallel, said routing circuit including an input selection circuit for placing in said memory array a contiguous block of said data, the size of said block being selectable and the placement being selectable, and a plurality of output storage elements for receiving output data from said routing circuit in parallel and presenting said output data to said output terminals serially, said routing circuit including an output selection circuit for selecting a set of output data from a selected location in said memory array for placement in said output storage elements.
Claim 6
Dependent Claim
67 words
The memory circuit of claim 2, wherein said plurality of data queues comprise a plurality of input storage elements for receiving input data serially and presenting said input data to said routing circuit in parallel, said routing circuit including an input selection circuit for placing in said memory array a contiguous block of said data, the size of said block being selectable and the placement being selectable.
Claim 7
Dependent Claim
32 words
The memory circuit of claim 1, further comprising a plurality of output terminals, said control circuit includes circuitry for selecting groups of said output terminals to form corresponding said data communication ports.
Claim 8
Dependent Claim
69 words
The memory circuit of claim 6, wherein said plurality of data queues comprise a plurality of output storage elements for receiving output data from said routing circuit in parallel and presenting said output data to said output terminals serially, said routing circuit including an output selection circuit for selecting a set of output data from a selected location in said memory array for placement in said output storage elements.
Claim 9
Dependent Claim
74 words
The memory circuit of claim 1, wherein said control circuit comprises a control interface for coupling said memory circuit to a transaction control bus for receiving said transaction commands, coupling control signals to said memory circuit so as to enable coordination of the reception of said transaction commands with the execution of said transaction commands, and controlling the operation of said memory circuit responsive to overlapped execution of a plurality of said transaction commands.
Claim 10
Dependent Claim
38 words
The memory circuit of claim 1, wherein said memory array, said plurality of communication ports, said plurality of data queues, said routing circuit, said transaction control port and said control circuit are all combined in a discrete component.
Claim 11
Dependent Claim
25 words
The memory circuit of claim 1, wherein said selected set of locations in said memory array are addressed by row control of said memory array.
References Cited (Backward Citations)
US3801746A
Cited
US4218756A
Cited
US4482995A
Cited
US4545051A
Cited
US4780812A
Cited
US4930066A
Cited
US4730305A
Cited
US4815038A
Cited
US5014238A
Cited
US5247649A
Cited
US5214760A
Cited
US5128931A
Cited
US5276842A
Cited
US5301303A
Cited
US5303232A
Cited
US5274641A
Cited
US5260905A
Cited
US5287480A
Cited
US5283786A
Cited
US5297138A
Cited
US5319596A
Cited
US5287355A
Cited
US5287346A
Cited
US5452470A
Cited
US5440523A
Cited
US5375089A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-08-31 | 2002-03-02 | 2002-09-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-08-31 | 2006-03-02 | 2006-09-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-08-31 | 2010-03-02 | 2010-09-01 | $7700.00 | Window Closed / Lapsed |