US5825705A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device having self-refreshing function
Assignee: Renesas Electronics Corp
•
Filing: 1997-04-17
•
Granted: 1998-10-20
•
Expires: 2017-04-17
Abstract
Abstract A timing generating circuit generates a signal SRE defining a period in which a self-refreshing operation is carried out based on a signal extRAS and a signal extCAS. An internal voltage down-converting circuit controls the level of an internal power supply voltage intVcc to be generated in the period defined by the signal SRE lower in the self-refreshing operation than in a normal operation. As a result, a semiconductor memory device is obtained which reduces current consumption in the self-refreshing operation by simple control in an internal circuit.
Inventors
- 👤 Masaki Tsukude
- 👤 Kazutami Arimoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 07:41
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/4074; G11C11/406; G11C5/00; G11C5/14; G11C5/147
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
81 words
A semiconductor memory device capable of carrying out a self-refreshing operation, comprising: a self-refresh enable signal generating circuit for generating a self-refresh enable signal, the self-refresh enable signal designating said self-refreshing operation in response to an externally applied control signal; internal operation voltage applying means for applying an internal power supply voltage and an internal ground voltage, and for reducing a voltage difference between the internal power supply voltage and the internal ground voltage in response to said self-refresh enable signal.
Claim 2
Dependent Claim
81 words
A semiconductor memory device capable of carrying out a self-refreshing operation, comprising: a self-refresh enable signal generating circuit for generating a self-refresh enable signal, the self-refresh enable signal designating said self-refreshing operation in response to an externally applied control signal; internal operation voltage applying means for applying an internal power supply voltage and an internal ground voltage, and for reducing a voltage difference between the internal power supply voltage and the internal ground voltage in response to said self-refresh enable signal.
Claim 3
Dependent Claim
50 words
The semiconductor memory device according to claim 1, wherein said internal operation voltage applying means includes a voltage down converter for converting an external power supply voltage to said internal power supply voltage and lowering a level of said internal power supply voltage in response to said self-refresh enable signal.
Claim 4
Dependent Claim
51 words
The semiconductor memory device according to claim 2, wherein said internal operation voltage applying means further includes an internal ground voltage generating circuit for generating said internal ground voltage different from an external ground voltage and raising a level of said internal ground voltage in response to said self-refresh enable signal.
Claim 5
Dependent Claim
19 words
The semiconductor memory device according to claim 2, wherein said internal ground voltage is an externally applied ground voltage.
Claim 6
Dependent Claim
50 words
The semiconductor memory device according to claim 1, wherein said internal operation voltage applying means includes an internal ground voltage generating circuit for generating said internal ground voltage different from an external ground voltage and raising a level of said internal ground voltage in response to said self-refresh enable signal.
Claim 7
Dependent Claim
25 words
The semiconductor memory device according to claim 5, wherein a level of said internal power supply potential is maintained independently of said self-refresh enable signal.
References Cited (Backward Citations)
US4688196A
Cited
JPS6157097A
Cited
US4901283A
Cited
US5249155A
Cited
JPH05198165A
Cited
US5295110A
Cited
US5337282A
Cited
US5475646A
Cited
US5469559A
Cited
US5563837A
Cited
US5488587A
Cited
US5568440A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-10-19 | 2002-04-20 | 2002-10-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-10-19 | 2006-04-20 | 2006-10-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-10-19 | 2010-04-20 | 2010-10-20 | $7700.00 | Window Closed / Lapsed |