← Back to Patent Explorer
US5963727A Expired / Lapsed US ⏱️ 0.0 years remaining

Method and system for producing dynamic property forms and compacting property databases

Assignee: Round Rock Research LLC
•
Filing: 1997-12-18
•
Granted: 1999-10-05
•
Expires: 2017-12-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method and system for producing property forms for use in creating design schematics for an integrated circuit using computer-aided design apparatus wherein property forms are produced using a unique sophisticated cell library. The library includes a parameter database that includes base level component description format parameters which provide all of the information that is needed for creating the parameter labels, prompts, data boxes, selectors, etc. for property forms for each logic gate defined in a cell library and for a plurality of operating modes. This allows a single cell library to be used in the creation of a design schematic while permitting parameters of all logic gate instances to be specified at any one of three different design levels or modes, including a mode in which only the drive strength of n-channel type devices is specified, a mode in which the drive strengths of N and P type devices are specified, and a mode in which all of the parameters of all devices are specified. The information displayed on the property form can be customized by the user by entering customizing values for one or more of the base level parameters.

Inventors

  • 👤 Bohr-Winn Shih
  • 👤 John Stuart Mullin, Sr.

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 19:55
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30

Claims Analysis

Total Claims: 29
Claim 1
Independent Claim 252 words
A system for producing a schematic of an integrated circuit in a plurality of design modes using a Computer-aided design apparatus, the system comprising: a design tool for creating the schematic of the integrated circuit; and a single cell library including a single parameter database wherein the single parameter database includes base level component description format parameter data to provide al information for a property form user interface to display one or more labels and one or more base level component description format parameter values for a plurality of logic gates and wherein the single parameter database allows the schematic containing at least one of the logic gates to be automatically created in each one of the plurality of design modes using the design tool wherein a first one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of one single drive strength for only one type of device that forms the plurality of logic gates, wherein a second one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of drive strengths for two types of devices that form the plurality of logic gates, and wherein a third one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of a plurality of parameters of all types of the devices that form the plurality of logic gates.
Claim 2
Independent Claim 252 words
A system for producing a schematic of an integrated circuit in a plurality of design modes using a Computer-aided design apparatus, the system comprising: a design tool for creating the schematic of the integrated circuit; and a single cell library including a single parameter database wherein the single parameter database includes base level component description format parameter data to provide al information for a property form user interface to display one or more labels and one or more base level component description format parameter values for a plurality of logic gates and wherein the single parameter database allows the schematic containing at least one of the logic gates to be automatically created in each one of the plurality of design modes using the design tool wherein a first one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of one single drive strength for only one type of device that forms the plurality of logic gates, wherein a second one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of drive strengths for two types of devices that form the plurality of logic gates, and wherein a third one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of a plurality of parameters of all types of the devices that form the plurality of logic gates.
Claim 3
Dependent Claim 23 words
The system of claim 1 further comprising a user interface for allowing a user to specify one of the plurality of design modes.
Claim 4
Dependent Claim 25 words
The system of claim 2 wherein the user interface further comprises a first set of labels and fields for information provided by the design tool.
Claim 5
Dependent Claim 41 words
The system of claim 3 wherein the user interface further comprises a second set of labels and fields for one or more parameters wherein the second set of labels and fields provided depends on the design mode selected by the user.
Claim 6
Dependent Claim 19 words
The system of claim 1 wherein the schematic of the integrated circuit represents a static random access memory device.
Claim 7
Dependent Claim 19 words
The system of claim 1 wherein the schematic of the integrated circuit represents a dynamic random access memory device.
Claim 8
Dependent Claim 43 words
The system of claim 1 wherein the single parameter database stores one or more labels and one or more parameter values for a plurality of logic gates used to design a static random access memory device and a dynamic random access memory device.
Claim 9
Independent Claim 286 words
A system for creating a design schematic for an integrated circuit using a schematic design tool, the system comprising: a single cell library including a single parameter database wherein the single parameter database includes base level component description format parameter data to provide all information for a property form user interface to display one or more labels and one or more base level component description format parameter values for a plurality of logic gates and wherein the single parameter database allows the schematic containing at least one of the logic gates to be automatically created in each one of a plurality of design modes; wherein a first one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of one single drive strength for only one type of device that forms the plurality of logic gates, wherein a second one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of drive strengths for two types of devices that form the plurality of logic gates, and wherein a third one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of a plurality of parameters of all types of the devices that form the plurality of logic gates; and a user interface allowing a user to specify one of the plurality of design modes such that when the user specifies one of the design modes for one the logic gates the user interface is automatically updated to display the base level component description format parameters from the parameter database for the design mode.
Claim 10
Independent Claim 286 words
A system for creating a design schematic for an integrated circuit using a schematic design tool, the system comprising: a single cell library including a single parameter database wherein the single parameter database includes base level component description format parameter data to provide all information for a property form user interface to display one or more labels and one or more base level component description format parameter values for a plurality of logic gates and wherein the single parameter database allows the schematic containing at least one of the logic gates to be automatically created in each one of a plurality of design modes; wherein a first one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of one single drive strength for only one type of device that forms the plurality of logic gates, wherein a second one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of drive strengths for two types of devices that form the plurality of logic gates, and wherein a third one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of a plurality of parameters of all types of the devices that form the plurality of logic gates; and a user interface allowing a user to specify one of the plurality of design modes such that when the user specifies one of the design modes for one the logic gates the user interface is automatically updated to display the base level component description format parameters from the parameter database for the design mode.
Claim 11
Dependent Claim 40 words
The system of claim 8 wherein the six parameter database stores the base level component description format parameters for a plurality of logic gates used to design a static random access memory device and a dynamic random access memory device.
Claim 12
Independent Claim 329 words
A method of producing a schematic of an integrated circuit using a computer-aided design apparatus, the method comprising the steps of: receiving a logic gate selection for a logic gate to be placed on the schematic wherein the logic gate selection is received by a single cell library including a single parameter database wherein the single parameter database includes base level component description format parameter data to provide all information for a property form to display one, or more labels and one or more base level component description format parameter values for a plurality of logic gates, and wherein the parameter database allows the schematic containing at least one of the logic gates to be automatically created in each one of a plurality of design modes; receiving a design made selection for one of the plurality of design modes, wherein a first one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of one single drive strength for only one, type of device that forms the plurality of logic gates wherein a second one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of drive strengths for two types of devices that form the plurality of logic gates, and wherein a third one of the plurality of design modes provides the labels and the parameter values for the plurality of topic gates in terms of a plurality of parameters of all types of the devices that form the plurality of logic gates; providing a property form having one or more base level component description format parameters for the logic gate and the design mode wherein the base level component description format parameters displayed on the property form for each one of the design modes are obtained from the single parameter database; and placing at least one of the plurality of logic gates on the schematic.
Claim 13
Independent Claim 329 words
A method of producing a schematic of an integrated circuit using a computer-aided design apparatus, the method comprising the steps of: receiving a logic gate selection for a logic gate to be placed on the schematic wherein the logic gate selection is received by a single cell library including a single parameter database wherein the single parameter database includes base level component description format parameter data to provide all information for a property form to display one, or more labels and one or more base level component description format parameter values for a plurality of logic gates, and wherein the parameter database allows the schematic containing at least one of the logic gates to be automatically created in each one of a plurality of design modes; receiving a design made selection for one of the plurality of design modes, wherein a first one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of one single drive strength for only one, type of device that forms the plurality of logic gates wherein a second one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of drive strengths for two types of devices that form the plurality of logic gates, and wherein a third one of the plurality of design modes provides the labels and the parameter values for the plurality of topic gates in terms of a plurality of parameters of all types of the devices that form the plurality of logic gates; providing a property form having one or more base level component description format parameters for the logic gate and the design mode wherein the base level component description format parameters displayed on the property form for each one of the design modes are obtained from the single parameter database; and placing at least one of the plurality of logic gates on the schematic.
Claim 14
Dependent Claim 22 words
The method of claim 10, wherein the step of providing the property form displays one or more default values for the parameters.
Claim 15
Dependent Claim 23 words
The method of claim 11, further comprising the step of substituting one or more custom values for the default values for the parameters.
Claim 16
Dependent Claim 28 words
The method of claim 12, wherein the step of substituting the one or more custom values is preformed by a user manually changing settings on the property form.
Claim 17
Dependent Claim 14 words
A computer-readable medium having computer-executable instructions for performing the steps recited in claim 10.
Claim 18
Independent Claim 343 words
A method of generating a property form having one or more parameter labels and one or more parameter values for a logic gate used in a schematic for an integrated circuit that is being designed using a computer-aided design apparatus, the method comprising the steps of: providing a single cell library including a single parameter database wherein the single parameter database includes base level component description format parameter data to provide all information for a properly form user interlace to display one or more labels and one or more base level component description format parameter values for a plurality of logic gates and wherein the single parameter database allows the schematic containing at least one of the logic gates to be automatically created in each one of the plurality of design modes; receiving a mode indicator indicating one of a plurality of design modes wherein a first one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of one single drive strength for only one type of device that forms the plurality of logic gates, wherein a second one of the plurality of design modes provides the labels and the parameter vales for the plurality of logic gates in terms of drive strengths for two types of devices that form the plurality of logic gates, and wherein a third one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of a plurality of parameters of all types of the devices that form the plurality of logic gates; accessing the single parameter database by a user interfaces; transforming the parameter labels and the parameter values to form at least one of the plurality of logic gates in response to the mode indicator received; and automatically displaying the base level component description format parameter labels and the base level component description format parameter values in response to the mode indicated for a current instance of at least one of the logic.
Claim 19
Independent Claim 343 words
A method of generating a property form having one or more parameter labels and one or more parameter values for a logic gate used in a schematic for an integrated circuit that is being designed using a computer-aided design apparatus, the method comprising the steps of: providing a single cell library including a single parameter database wherein the single parameter database includes base level component description format parameter data to provide all information for a properly form user interlace to display one or more labels and one or more base level component description format parameter values for a plurality of logic gates and wherein the single parameter database allows the schematic containing at least one of the logic gates to be automatically created in each one of the plurality of design modes; receiving a mode indicator indicating one of a plurality of design modes wherein a first one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of one single drive strength for only one type of device that forms the plurality of logic gates, wherein a second one of the plurality of design modes provides the labels and the parameter vales for the plurality of logic gates in terms of drive strengths for two types of devices that form the plurality of logic gates, and wherein a third one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of a plurality of parameters of all types of the devices that form the plurality of logic gates; accessing the single parameter database by a user interfaces; transforming the parameter labels and the parameter values to form at least one of the plurality of logic gates in response to the mode indicator received; and automatically displaying the base level component description format parameter labels and the base level component description format parameter values in response to the mode indicated for a current instance of at least one of the logic.
Claim 20
Dependent Claim 17 words
The method of claim 15 wherein the step of displaying displays the parameter values as numeric values.
Claim 21
Dependent Claim 17 words
The method of claim 15 wherein the step of displaying displays the parameter values as default expressions.
Claim 22
Dependent Claim 14 words
The method of claim 17 further comprising the step of customizing the default expression.
Claim 23
Dependent Claim 14 words
A computer-readable medium having computer-executable instructions for performing the steps recited in claim 15.
Claim 24
Dependent Claim 243 words
A computer-readable medium having computer-executable components for producing a schematic of an integrated circuit in a plurality of design modes using a computer-aided design apparatus, the computer-executable components comprising: a design tool component for creating a schematic of an integrated circuit; and a single cell library component including a single parameter database component wherein the single parameter database includes base level component description format parameter data to provide all information for a property form user interface to display one or more labels and one or more base level component description format parameter values for a plurality of logic gates and wherein the single parameter database component allows the schematic containing at least one of the logic gates to be automatically created in of the plurality of design modes using the design tool component wherein a first one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of one single drive strength for only one type of device that forms the plurality of logic gates, wherein a second one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of drive strengths for two types of devices that form the plurality of logic gates and wherein a third of logic gates in terms of a plurality of parameters of all types of the devices that form the plurality of logic gates.
Claim 25
Dependent Claim 243 words
A computer-readable medium having computer-executable components for producing a schematic of an integrated circuit in a plurality of design modes using a computer-aided design apparatus, the computer-executable components comprising: a design tool component for creating a schematic of an integrated circuit; and a single cell library component including a single parameter database component wherein the single parameter database includes base level component description format parameter data to provide all information for a property form user interface to display one or more labels and one or more base level component description format parameter values for a plurality of logic gates and wherein the single parameter database component allows the schematic containing at least one of the logic gates to be automatically created in of the plurality of design modes using the design tool component wherein a first one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of one single drive strength for only one type of device that forms the plurality of logic gates, wherein a second one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of drive strengths for two types of devices that form the plurality of logic gates and wherein a third of logic gates in terms of a plurality of parameters of all types of the devices that form the plurality of logic gates.
Claim 26
Dependent Claim 28 words
The computer-readable medium of claim 20 having further computer-executable components comprising a user interface component for allowing a user to specify one of the plurality of design modes.
Claim 27
Dependent Claim 34 words
The system of claim 21 wherein the parameter database component stores labels and parameter values for logic gates used to design a static random access memory device and a dynamic random access memory device.
Claim 28
Dependent Claim 353 words
A display device having rendered thereon a property form for producing a logic gate in a schematic of a integrated circuit in one of a plurality of design modes using a computer-aided design apparatus, comprising: a single cell library including a single parameter database wherein the single parameter database includes base level component description format parameter data to provide all information for a property form user interface to display one or more labels and one or more base level component description format parameter values for a plurality of logic gates and wherein the single parameter database allows the schematic containing at least one of the logic gates to be automatically created in each one of the plurality of design modes; and user interface allowing a user to specify one of the plurality of design nodes such that when the user specifies one of the design modes for one of the logic gates the user interface is automatically updated to display the base level component description format parameters from the single parameter database for the design mode, wherein the user interface further comprises: a first region having data produced by a schematic design program, and a second region of the property form having labels aid values for parameters wherein the labels and values depend on the one of the plurality of design modes specified by a user wherein a first one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of one single drive strength for only one type of device that forms the plurality of logic gates, wherein a second one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of drive strengths for two types of devices that form the plurality of logic gates and wherein a third one of the plurality of design modes provides the labels end the parameter values for the plurality of logic gates in terms of a plurality of parameters of all types of the devices that form the plurality of logic gates.
Claim 29
Dependent Claim 353 words
A display device having rendered thereon a property form for producing a logic gate in a schematic of a integrated circuit in one of a plurality of design modes using a computer-aided design apparatus, comprising: a single cell library including a single parameter database wherein the single parameter database includes base level component description format parameter data to provide all information for a property form user interface to display one or more labels and one or more base level component description format parameter values for a plurality of logic gates and wherein the single parameter database allows the schematic containing at least one of the logic gates to be automatically created in each one of the plurality of design modes; and user interface allowing a user to specify one of the plurality of design nodes such that when the user specifies one of the design modes for one of the logic gates the user interface is automatically updated to display the base level component description format parameters from the single parameter database for the design mode, wherein the user interface further comprises: a first region having data produced by a schematic design program, and a second region of the property form having labels aid values for parameters wherein the labels and values depend on the one of the plurality of design modes specified by a user wherein a first one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of one single drive strength for only one type of device that forms the plurality of logic gates, wherein a second one of the plurality of design modes provides the labels and the parameter values for the plurality of logic gates in terms of drive strengths for two types of devices that form the plurality of logic gates and wherein a third one of the plurality of design modes provides the labels end the parameter values for the plurality of logic gates in terms of a plurality of parameters of all types of the devices that form the plurality of logic gates.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-10-04 2003-04-05 2003-10-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-10-04 2007-04-05 2007-10-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-10-04 2011-04-05 2011-10-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag