US6002861A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for performing simulation using a hardware emulation system
Assignee: Cadence Design Systems Inc
•
Filing: 1998-07-10
•
Granted: 1999-12-14
•
Expires: 2018-07-10
Abstract
Abstract A plurality of electronically reconfigurable gate array (ERCGA) logic chips are interconnected via a reconfigurable interconnect, and electronic representations of large digital networks are converted to take temporary actual operating hardware form on the interconnected chips. The reconfigurable interconnect permits the digital network realized on the interconnected chips to be changed at will, making the system well suited for a variety of purposes including simulation, prototyping, execution and computing. The reconfigurable interconnect may comprise a partial crossbar that is formed of ERCGA chips dedicated to interconnection functions, wherein each such interconnect ERCGA is connected to at least one, but not all of the pins of a plurality of the logic chips. Other reconfigurable interconnect topologies are also detailed.
Inventors
- 👤 Michael R. Butts
- 👤 Jon A. Batcheller
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 22:08
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/34; G06F30/32; G06F30/33; G06F30/3308; G06F30/331; G06F30/347; G06F30/39
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
176 words
A method of simulating a functional circuit design, the functional circuit design comprising logic elements, the logic elements comprising outputs, the method comprising: (a) configuring a reconfigurable logic apparatus to implement the functional circuit, said reconfigurable logic apparatus comprising N reconfigurable logic devices, where N is a number greater than one, said functional circuit being implemented by at least two of said N reconfigurable logic devices, thereby creating an emulation design; (b) loading the functional circuit into an event-driven software simulator; (c) stimulating said emulation design configured into said reconfigurable logic apparatus with stimulus signals until immediately prior to a predetermined event taking place; (d) stopping said stimulating of said emulation design; (e) reading state data from the outputs of the logic elements of the functional circuit design created by said emulated design in said reconfigurable logic apparatus; (f) initializing the functional circuit loaded into said event-driven software simulator with said state data read from said reconfigurable logic apparatus; and (g) simulating said functional circuit in said event-driven software simulator using said state data as stimulus.
Claim 2
Independent Claim
176 words
A method of simulating a functional circuit design, the functional circuit design comprising logic elements, the logic elements comprising outputs, the method comprising: (a) configuring a reconfigurable logic apparatus to implement the functional circuit, said reconfigurable logic apparatus comprising N reconfigurable logic devices, where N is a number greater than one, said functional circuit being implemented by at least two of said N reconfigurable logic devices, thereby creating an emulation design; (b) loading the functional circuit into an event-driven software simulator; (c) stimulating said emulation design configured into said reconfigurable logic apparatus with stimulus signals until immediately prior to a predetermined event taking place; (d) stopping said stimulating of said emulation design; (e) reading state data from the outputs of the logic elements of the functional circuit design created by said emulated design in said reconfigurable logic apparatus; (f) initializing the functional circuit loaded into said event-driven software simulator with said state data read from said reconfigurable logic apparatus; and (g) simulating said functional circuit in said event-driven software simulator using said state data as stimulus.
Claim 3
Dependent Claim
17 words
The method of claim 1 wherein steps (a) and (b) take place at substantially the same time.
Claim 4
Dependent Claim
14 words
The method of claim 1 wherein steps (a) through (g) are performed in seriatim.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-12-13 | 2003-06-14 | 2003-12-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-12-13 | 2007-06-14 | 2007-12-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-12-13 | 2011-06-14 | 2011-12-14 | $7700.00 | Window Closed / Lapsed |