US6081440A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Ternary content addressable memory (CAM) having fast insertion and deletion of data values
Assignee: Avago Technologies International Sales Pte Ltd
•
Filing: 1998-11-05
•
Granted: 2000-06-27
•
Expires: 2018-11-05
Abstract
Abstract A ternary content addressable memory (CAM) (800) having a massive, parallel shift capability is disclosed. The CAM (800) includes an array of CAM cells (802(1,1) to 802(1,4)), each of which includes a data value register (804(1,1) to 804(1,4)) and a mask value register (806(1,1) to 806(1,4)). To enable parallel shifting between a CAM cell in one row with a corresponding CAM cell in a higher row, each data value register (804(1,1) 804(1,4)) and mask value register (806(1,1) to 806(1,4)) includes an upper data input (UD) coupled the output of a CAM cell in the higher row. To enable parallel shifting between a CAM cell in one row with a corresponding CAM cell in a lower row, each data value register (804(1,1) 804(1,4)) and mask value register (806(1,1) to 806(1,4)) includes a lower data input (LD) coupled the output of a CAM cell in the lower row.
Inventors
- 👤 James G. Washburn
- 👤 Jayan Ramankutty
- 👤 Ajit K. Medhekar
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 11:12
CPC Classifications
G; G11; G11C; G11C15/00
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
164 words
In a content addressable memory (CAM) device that includes an array of CAM cells, a content addressable memory cell, comprising: a first enhanced register that stores at least one first data value, the first enhanced register being coupled to at least one bit line and including a first data input coupled to a CAM cell of a first adjacent row, the first enhanced register providing the first data value at a first register output; a second enhanced register that stores at least one second data value, the second enhanced register including a first data input coupled to the CAM cell of the first adjacent row; and a first compare circuit having a first compare data input coupled to the first register output and a first comparand input that receives a first comparand value, the compare circuit comparing the value at the first compare data input to the value at the first comparand input and generating a match indication when the values are the same.
Claim 2
Dependent Claim
164 words
In a content addressable memory (CAM) device that includes an array of CAM cells, a content addressable memory cell, comprising: a first enhanced register that stores at least one first data value, the first enhanced register being coupled to at least one bit line and including a first data input coupled to a CAM cell of a first adjacent row, the first enhanced register providing the first data value at a first register output; a second enhanced register that stores at least one second data value, the second enhanced register including a first data input coupled to the CAM cell of the first adjacent row; and a first compare circuit having a first compare data input coupled to the first register output and a first comparand input that receives a first comparand value, the compare circuit comparing the value at the first compare data input to the value at the first comparand input and generating a match indication when the values are the same.
Claim 3
Dependent Claim
21 words
The CAM cell of claim 1, wherein: the second enhanced storage register is coupled to the at least one bit line.
Claim 4
Dependent Claim
31 words
The CAM cell of claim 1, wherein: the first register output is coupled to a match line, the match line being commonly coupled to the CAM cells within the same row.
Claim 5
Dependent Claim
82 words
The CAM cell of claim 3, further including: the second enhanced register providing the second data value at a second register output; and a second compare circuit having a second compare data input coupled to the second register output and a second comparand input that receives a second comparand value, the second compare circuit comparing the value at the second compare data input to the value at the second comparand input and generating a match indication when the values are the same.
Claim 6
Dependent Claim
69 words
The CAM cell of claim 3, further including: a mask circuit disposed between the first register output and the match line, the mask circuit being enabled and disabled according to the second data value stored within the second enhanced register, the mask circuit coupling the first register output to the match line when enabled, and providing a high impedance path between the first register output and the match line.
Claim 7
Dependent Claim
70 words
The CAM cell of claim 1, wherein: the first enhanced register includes a first latch circuit that stores an input data value, and a second latch circuit coupled to the first latch circuit, the second latch circuit being enabled and disabled by a second latch control signal, the second latch circuit being coupled to the first latch circuit when enabled, and being isolated from the first latch circuit when disabled.
Claim 8
Dependent Claim
46 words
The CAM cell of claim 6, wherein: the first latch circuit is enabled and disabled by a word line signal, the first latch being coupled to the at least one bit line when enabled and being isolated from the at least one bit line when disabled.
Claim 9
Dependent Claim
70 words
The CAM cell of claim 6, wherein: the second enhanced register includes a third latch circuit that stores an input data value, and a fourth latch circuit coupled to the third latch circuit, the fourth latch circuit being enabled and disabled by the second latch control signal, the fourth latch circuit being coupled to the third latch circuit when enabled, and being isolated from the third latch circuit when disabled.
Claim 10
Dependent Claim
184 words
A content addressable memory (CAM) that allows for the parallel shifting of data between adjacent rows, comprising: a plurality of CAM cells arranged into rows and columns, substantially all of the rows of CAM cells each being situated between a previous row of CAM cells and a subsequent row of CAM cells; a plurality of shift lines that carry shift signals, at least one shift line associated with each row of CAM cells; each CAM cell being situated within a particular column of CAM cells and including a data storage latch, a first input coupled to the data storage latch of a CAM cell in the previous row that is situated within the particular column, a second input coupled to the data storage latch of a CAM cell in the subsequent row that is situated within the particular column, and a first multiplexer (MUX) circuit that is controlled by at least one shift signal, the first multiplexer circuit coupling the first input to the data storage latch or the second input to the data storage latch, according to the at least one shift signal.
Claim 11
Dependent Claim
184 words
A content addressable memory (CAM) that allows for the parallel shifting of data between adjacent rows, comprising: a plurality of CAM cells arranged into rows and columns, substantially all of the rows of CAM cells each being situated between a previous row of CAM cells and a subsequent row of CAM cells; a plurality of shift lines that carry shift signals, at least one shift line associated with each row of CAM cells; each CAM cell being situated within a particular column of CAM cells and including a data storage latch, a first input coupled to the data storage latch of a CAM cell in the previous row that is situated within the particular column, a second input coupled to the data storage latch of a CAM cell in the subsequent row that is situated within the particular column, and a first multiplexer (MUX) circuit that is controlled by at least one shift signal, the first multiplexer circuit coupling the first input to the data storage latch or the second input to the data storage latch, according to the at least one shift signal.
Claim 12
Dependent Claim
72 words
The CAM of claim 9, wherein: the plurality of shift lines include a shift up line that carries a shift up signal and a shift down line that carries a shift down signal; and the first multiplexer (MUX) circuit couples the first input to the data storage latch when the shift down signal is active, and couples the second input to the data storage latch when the shift up signal is active.
Claim 13
Dependent Claim
47 words
The CAM of claim 9, wherein: the plurality of shift lines include a shift enable line that carries a shift enable signal; and the first multiplexer (MUX) circuit isolates the first input and second input from the data storage latch when the shift enable signal is inactive.
Claim 14
Dependent Claim
62 words
The CAM of claim 9, wherein: the CAM cells of the same column are commonly coupled to at least one bit line; and the CAM cells of the same row are commonly coupled to a word line, each word line, when activated, coupling the data storage latch within each CAM cell of its row to its corresponding at least one bit line.
Claim 15
Dependent Claim
101 words
The CAM of claim 9, further including: at least one first comparand line associated with each column of CAM cells; a match line associated with each row of CAM cells; and each CAM cell further including a first compare circuit having a first compare input coupled to the data storage latch and a second compare input coupled to the at least one first comparand line associated with the CAM cell column, the first compare circuit providing a first match indication on its associated match line that varies according to differences between values at the first compare input and second compare input.
Claim 16
Dependent Claim
192 words
The CAM of claim 13, further including: at least one second comparand line associated with each column of CAM cells; and each CAM cell further including a mask data storage latch, a third input coupled to the mask data storage latch of a CAM cell in the previous row that is situated within the particular column, a fourth input coupled to the mask data storage latch of a CAM cell in the subsequent row that is situated within the particular column, a second multiplexer (MUX) circuit that is controlled by the at least one shift signal, the second multiplexer circuit coupling the third input to the mask data storage latch or the fourth input to the mask data storage latch, according to the at least one shift signal, and a second compare circuit having a third compare input coupled to the mask data storage latch and a fourth compare input coupled to the second comparand line associated with the CAM cell column, the second compare circuit providing a second match indication on its associated match line that varies according to differences between values at the third compare input and fourth compare input.
Claim 17
Dependent Claim
68 words
The CAM of claim 13, wherein: each CAM cell further includes a mask circuit having a mask input that receives the first match indication from the first compare circuit and a control input coupled to the mask data storage latch, the mask input providing a low impedance path between the match indication and the associated match line when the match data storage latch stores a predetermined logic value.
Claim 18
Dependent Claim
85 words
A ternary content addressable memory (CAM), comprising: a plurality of CAM locations, each of which stores a multi-bit data value and a corresponding multi-bit mask value, each CAM location including a row of CAM cells; data value shifting means for shifting the data values of a selected group of CAM locations to adjacent CAM locations in a generally simultaneous fashion; and mask value shifting means for shifting mask values of a selected group of CAM locations to adjacent CAM locations in a generally simultaneous fashion.
Claim 19
Dependent Claim
85 words
A ternary content addressable memory (CAM), comprising: a plurality of CAM locations, each of which stores a multi-bit data value and a corresponding multi-bit mask value, each CAM location including a row of CAM cells; data value shifting means for shifting the data values of a selected group of CAM locations to adjacent CAM locations in a generally simultaneous fashion; and mask value shifting means for shifting mask values of a selected group of CAM locations to adjacent CAM locations in a generally simultaneous fashion.
Claim 20
Dependent Claim
21 words
The ternary CAM of claim 16, wherein: each CAM cell stores a data value bit and a corresponding mask value bit.
Claim 21
Dependent Claim
78 words
The ternary CAM of claim 16, wherein: the shifting means includes an input circuit within each CAM cell, the input circuits of each row of CAM cells being commonly coupled to a shift line and receiving the data value and mask value from an adjacent row of CAM cells, the input circuits of a row of CAM cells loading the data value and mask value from the adjacent row when the shift line has a predetermined logic value.
Claim 22
Dependent Claim
152 words
The ternary CAM of claim 16, wherein: the plurality of CAM locations are arranged in a particular order; and the shifting means includes a multiplexer circuit within each CAM cell, the multiplexer circuits of each row of CAM cells being commonly controlled by at least one shift direction signal and receiving a multi-bit upper data value and a multi-bit upper mask value from a previous row of CAM cells in the CAM location order, and a multi-bit lower data value and a multi-bit lower mask value from a subsequent row of CAM cells in the CAM location order, the multiplexer circuits of a row of CAM cells loading the upper data value and upper mask value when the at least one shift direction signal provides a shift down indication, and loading the lower data value and lower mask value when the at least one shift direction signal provides a shift up indication.
Claim 23
Dependent Claim
99 words
The ternary CAM of claim 16, further including: the shifting means including an input latch and an output latch within each CAM cell, the output latches within each row of CAM cells being commonly enabled and disabled by at least one shift control signal associated with the row of CAM cells; and the input latches and output latches of a row of CAM cells being coupled to one another when the output latches of the row of CAM cells are enabled, and being isolated from one another when the output latches of the row of CAM cells are disabled.
References Cited (Backward Citations)
US3675211A
Cited
US4065756A
Cited
US4791606A
Cited
US4845668A
Cited
US4975873A
Cited
US4928260A
Cited
US5014195A
Cited
US5440715A
Cited
US5383146A
Cited
US5706224A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-06-27 | 2003-12-27 | 2004-06-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-06-27 | 2007-12-27 | 2008-06-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-06-27 | 2011-12-27 | 2012-06-27 | $7700.00 | Window Closed / Lapsed |