US6173379B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory device for a microprocessor register file having a power management scheme and method for copying information between memory sub-cells in a single clock cycle
Assignee: Intel Corp
•
Filing: 1996-05-14
•
Granted: 2001-01-09
•
Expires: 2016-05-14
Abstract
Abstract A memory device including an array of memory cells and a method for copying information within the memory device. Each memory cell includes a first memory sub-cell and a second memory sub-cell. Each memory cell also includes a device that copies information from the first memory sub-cell into the second memory sub-cell. Each memory cell may include a static random access memory (SRAM) cell and may utilize tri-state inverters to make overwriting information easier and reduce power consumption. Each memory cell may also include a second copy device that allows information to be copied from the second memory sub-cell to the first memory sub-cell. The memory device may be provided in a register file of a microprocessor to copy information from an architectural branch register (ABR) file to a speculative branch register (SBR) file.
Inventors
- 👤 Mircea Poplingher
- 👤 Wenliang Chen
- 👤 Ganesh Suryanarayanan
- 👤 Wayne W. Chen
- 👤 Roger Y. Lo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 17:51
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/413; G11C11/417
Claims Analysis
Total Claims: 29
Claim 1
Independent Claim
101 words
A memory device comprising: an array of memory cells, each memory cell including a first memory sub-cell to store a plurality of architectural branching information, a corresponding second memory sub-cell to store a plurality of speculative branching information, a copying device to copy information from the first memory sub-cell onto the corresponding second memory sub-cell of each of the memory cells of said array of memory cells, and a power management circuit to conserve power when information is copied from the first memory sub-cell to the second memory sub-cell of each of the memory cells of said array of memory cells.
Claim 2
Dependent Claim
101 words
A memory device comprising: an array of memory cells, each memory cell including a first memory sub-cell to store a plurality of architectural branching information, a corresponding second memory sub-cell to store a plurality of speculative branching information, a copying device to copy information from the first memory sub-cell onto the corresponding second memory sub-cell of each of the memory cells of said array of memory cells, and a power management circuit to conserve power when information is copied from the first memory sub-cell to the second memory sub-cell of each of the memory cells of said array of memory cells.
Claim 3
Dependent Claim
36 words
The memory device of claim 1 further including a second copying device to copy information from the second memory sub-cell onto the corresponding first memory sub-cell of each memory cell of said array of memory cells.
Claim 4
Dependent Claim
37 words
The memory device of claim 1 wherein, for each memory cell of said array of memory cells, the information copied from the first memory sub-cell onto the corresponding second memory sub-cell is copied in one clock cycle.
Claim 5
Dependent Claim
14 words
The memory device of claim 1 wherein said copying device includes a tri-state buffer.
Claim 6
Dependent Claim
18 words
The memory device of claim 1 wherein said first and second memory sub-cells are static RAM (SRAM) cells.
Claim 7
Dependent Claim
35 words
The memory device of claim 1 further comprising a first circuit to access and to read from and to write to the first memory sub-cells of each memory cell of said array of memory cells.
Claim 8
Dependent Claim
35 words
The memory device of claim 6 further comprising a second circuit to access and to read from and to write to the second memory sub-cells of each memory cell of said array of memory cells.
Claim 9
Dependent Claim
50 words
The memory device of claim 1 wherein said copying device is coupled to a copy line to receive a copy signal and responsive thereto to copy information from the first memory sub-cell onto the corresponding second memory sub-cell of each of the memory cells of said array of memory cells.
Claim 10
Dependent Claim
39 words
The memory device of claim 8 wherein said power management circuit includes first and second inverters coupled with each of the first and second memory sub-cells, respectively, and is responsive to a control input coupled to said copy line.
Claim 11
Dependent Claim
13 words
The memory device of claim 9 wherein the first inverters are tri-state inverters.
Claim 12
Dependent Claim
15 words
The memory device of claim 9 wherein the first and second inverters are tri-state inverters.
Claim 13
Dependent Claim
121 words
A microprocessor to process instructions speculatively, said microprocessor including a register file, said register file comprising: an array including a plurality of memory cells, each memory cell including a first memory sub-cell to store a plurality of architectural branching information, a corresponding second memory sub-cell to store a plurality of speculative branching information, a copying device to copy information from the first memory sub-cell onto the corresponding second memory sub-cell of each of the memory cells of said array of memory cells responsive to a branch prediction validation circuit, and a power management circuit to conserve power when information is copied from the first memory sub-cell to the second memory sub-cell of each memory cell of said array of memory cells.
Claim 14
Dependent Claim
121 words
A microprocessor to process instructions speculatively, said microprocessor including a register file, said register file comprising: an array including a plurality of memory cells, each memory cell including a first memory sub-cell to store a plurality of architectural branching information, a corresponding second memory sub-cell to store a plurality of speculative branching information, a copying device to copy information from the first memory sub-cell onto the corresponding second memory sub-cell of each of the memory cells of said array of memory cells responsive to a branch prediction validation circuit, and a power management circuit to conserve power when information is copied from the first memory sub-cell to the second memory sub-cell of each memory cell of said array of memory cells.
Claim 15
Dependent Claim
36 words
The microprocessor of claim 12 wherein, for each memory cell of said array of memory cells, the information copied from the first memory sub-cell onto the corresponding second memory sub-cell is copied in one clock cycle.
Claim 16
Dependent Claim
41 words
The microprocessor of claim 12 further including a second copying device to copy information from the second memory sub-cell onto the first memory sub-cell of each memory cell of said array of memory cells responsive to the branch prediction validation circuit.
Claim 17
Dependent Claim
27 words
The microprocessor of claim 12 wherein the first and second memory sub-cells of each memory cell of said array of memory cells are static RAM (SRAM) cells.
Claim 18
Dependent Claim
33 words
The microprocessor of claim 12 further including a first circuit to access and to read from and write to the first memory sub-cell of each memory cell of said array of memory cells.
Claim 19
Dependent Claim
34 words
The microprocessor of claim 16 further comprising a second circuit to access and to read from and to write to the second memory sub-cell of each memory cell of said array of memory cells.
Claim 20
Dependent Claim
46 words
The microprocessor of claim 12 wherein said copying device is coupled to a copy line to receive a copy signal and responsive thereto to copy information from the first memory sub-cells onto the second memory sub-cells of each memory cell of said array of memory cells.
Claim 21
Dependent Claim
22 words
The microprocessor of claim 18 wherein said copying device includes a tri-state buffer with a control input coupled to said copy line.
Claim 22
Dependent Claim
40 words
The microprocessor of claim 18 wherein the branch prediction validation circuit is coupled to said copying device via said copy line, the branch prediction validation circuit generating a copy signal on said copy line when a branch misprediction is detected.
Claim 23
Dependent Claim
38 words
The microprocessor of claim 18 wherein said power management circuit includes first and second inverters coupled with each of the first and second memory sub-cells, respectively, and is responsive to a control input coupled to said copy line.
Claim 24
Dependent Claim
12 words
The microprocessor of claim 21 wherein the first inverters are tri-state inverters.
Claim 25
Dependent Claim
14 words
The microprocessor of claim 21 wherein the first and second inverters are tri-state inverters.
Claim 26
Dependent Claim
140 words
A memory device comprising: an array of memory cells, each memory cell including a first memory sub-cell to store a plurality of architectural branching information and a corresponding second memory sub-cell to store a plurality of speculative branching information, the first memory sub-cell and the second memory sub-cell of each memory cell of said array of memory cells having a power management circuit associated therewith to conserve power when information is copied from the first memory sub-cell to the corresponding second memory sub-cell; a copying device to copy information from the first memory sub-cell onto the corresponding second memory sub-cell of each memory cell of said array of memory cells responsive to a branch prediction validation circuit; and circuitry to separately access each of the first and second memory sub-cells of each memory cell of said array of memory cells.
Claim 27
Dependent Claim
140 words
A memory device comprising: an array of memory cells, each memory cell including a first memory sub-cell to store a plurality of architectural branching information and a corresponding second memory sub-cell to store a plurality of speculative branching information, the first memory sub-cell and the second memory sub-cell of each memory cell of said array of memory cells having a power management circuit associated therewith to conserve power when information is copied from the first memory sub-cell to the corresponding second memory sub-cell; a copying device to copy information from the first memory sub-cell onto the corresponding second memory sub-cell of each memory cell of said array of memory cells responsive to a branch prediction validation circuit; and circuitry to separately access each of the first and second memory sub-cells of each memory cell of said array of memory cells.
Claim 28
Independent Claim
146 words
A method for copying information within a memory device, the memory device having an array of memory cells, each memory cell including a first memory sub-cell to store a plurality of architectural branching information, a corresponding second memory sub-cell to store a plurality of speculative branching information and a copying device, the method comprising: coupling a first memory sub-cell to a second memory sub-cell via the copying device; coupling said copying device to a copy line; driving said copy line with a copy signal to copy information from the first memory sub-cell onto the corresponding second memory sub-cell in each of the memory cells of said array of memory cells responsive to a branch prediction validation circuit; and conserving power consumption when information is copied from the first memory sub-cell to the corresponding second memory sub-cell of each memory cell of said array of memory cells.
Claim 29
Independent Claim
146 words
A method for copying information within a memory device, the memory device having an array of memory cells, each memory cell including a first memory sub-cell to store a plurality of architectural branching information, a corresponding second memory sub-cell to store a plurality of speculative branching information and a copying device, the method comprising: coupling a first memory sub-cell to a second memory sub-cell via the copying device; coupling said copying device to a copy line; driving said copy line with a copy signal to copy information from the first memory sub-cell onto the corresponding second memory sub-cell in each of the memory cells of said array of memory cells responsive to a branch prediction validation circuit; and conserving power consumption when information is copied from the first memory sub-cell to the corresponding second memory sub-cell of each memory cell of said array of memory cells.
References Cited (Backward Citations)
US5287485A
Cited
US5532958A
Cited
US5245575A
Cited
US5603009A
Cited
US5539691A
Cited
US5557225A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-01-09 | 2004-07-10 | 2005-01-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-01-09 | 2008-07-10 | 2009-01-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-01-09 | 2012-07-10 | 2013-01-09 | $7700.00 | Window Closed / Lapsed |