US6373741B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory circuit architecture
Assignee: STMicroelectronics SA
•
Filing: 1999-09-15
•
Granted: 2002-04-16
•
Expires: 2019-09-15
Abstract
Abstract An integrated circuit memory including an array of memory cells divided into several sections, and several rows of column decoding amplifiers, the respective outputs of which are interconnected, by column, by means of a decoded bit line, each decoded bit line including two perpendicular sections, one of which is in the row direction to directly connect each decoded bit line to an input of an input-output stage of the memory arranged at one end of the rows.
Inventors
- 👤 Richard Ferrant
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 03:16
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/409; G11C11/4096; G11C5/00; G11C5/02; G11C5/025; G11C7/00; G11C7/10
Claims Analysis
Total Claims: 28
Claim 1
Independent Claim
78 words
An integrated circuit memory including an array of memory cells divided into several sections, and several rows of column decoding amplifiers, the respective outputs of which are interconnected, by column, by means of a decoded bit line, each decoded bit line including a part routed in one of the several rows of column decoding amplifiers to connect each decoded bit line to an input of in input-output stage of the memory arranged at one end of the rows.
Claim 2
Dependent Claim
78 words
An integrated circuit memory including an array of memory cells divided into several sections, and several rows of column decoding amplifiers, the respective outputs of which are interconnected, by column, by means of a decoded bit line, each decoded bit line including a part routed in one of the several rows of column decoding amplifiers to connect each decoded bit line to an input of in input-output stage of the memory arranged at one end of the rows.
Claim 3
Dependent Claim
21 words
The memory according to claim 1 , wherein the decoded bit line comprises a direct conductive interconnection, without an active element.
Claim 4
Dependent Claim
18 words
The memory of claim 1 , including one row of column decoding amplifiers for at most two sections.
Claim 5
Dependent Claim
51 words
The memory of claim 1 , where each memory cell is formed of a transistor associated with a storage capacitor, wherein each column decoding amplifier is directly connected to a local bit line interconnecting one or more of the respective drains of the transistors of the memory cells of a section.
Claim 6
Dependent Claim
26 words
The memory of claim 1 , wherein all the circuits of exploitation of the memory cells are housed in the same alignment on the integrated circuit.
Claim 7
Dependent Claim
39 words
The memory of claim 5 , wherein all the circuits of exploitation of the memory cells, except for the column decoding amplifiers, are housed on either side of the integrated circuit, at the ends of the memory cell rows.
Claim 8
Dependent Claim
40 words
The memory of claim 5 , wherein all the circuits of exploitation of the memory cells, except for the column decoding amplifiers, are housed on a single side of the integrated circuit, at one end of the memory cell rows.
Claim 9
Dependent Claim
20 words
The memory of claim 7 , wherein all memory input-output buses are on a same side of the integrated circuit.
Claim 10
Dependent Claim
42 words
The memory of claim 1 , wherein the number of rows of memory cells per memory section is chosen to respect a signal-to-noise ratio in the read mode which is greater than {fraction (1/10)} at the input of the column decoding amplifiers.
Claim 11
Dependent Claim
30 words
The memory of claim 1 , wherein each column decoding amplifier is directly connected to a local bit line interconnecting one or more of the memory cells of a section.
Claim 12
Dependent Claim
69 words
The memory of claim 1 , wherein the part of the decoded bit line routed in one of the several rows of column decoding amplifiers is routed from the output of a particular column decoding amplifier, in the same row as that particular column decoding amplifier, to connect the decoded bit line to the input of the input-output stage of the memory arranged at one end of the rows.
Claim 13
Dependent Claim
68 words
An integrated circuit memory comprising: an array of memory cells divided into at least two sections; at least one row of column decoding amplifiers; the respective outputs of the column decoding amplifiers being interconnected by column with a decoded bit line; the decoded bit line being routed to an end of the section of memory cells in one of the at least one row of column decoding amplifiers.
Claim 14
Dependent Claim
68 words
An integrated circuit memory comprising: an array of memory cells divided into at least two sections; at least one row of column decoding amplifiers; the respective outputs of the column decoding amplifiers being interconnected by column with a decoded bit line; the decoded bit line being routed to an end of the section of memory cells in one of the at least one row of column decoding amplifiers.
Claim 15
Dependent Claim
23 words
The memory according to claim 12 wherein the at least one row of column decoding amplifiers is located between sections of memory cells.
Claim 16
Dependent Claim
21 words
The memory according to claim 12 , wherein the decoded bit line comprises a direct conductive interconnection, without an active element.
Claim 17
Dependent Claim
18 words
The memory of claim 12 , including one row of column decoding amplifiers for at most two sections.
Claim 18
Dependent Claim
51 words
The memory of claim 12 , wherein each memory cell is formed of a transistor associated with a storage capacitor, wherein each column decoding amplifier is directly connected to a local bit line interconnecting the respective drains of the transistors of one or more of the memory cells of a section.
Claim 19
Dependent Claim
26 words
The memory of claim 12 , wherein all the circuits of exploitation of the memory cells are housed in the same alignment on the integrated circuit.
Claim 20
Dependent Claim
40 words
The memory of claim 17 , wherein all the circuits of exploitation of the memory cells, except for the column decoding amplifiers, are housed on either side of the integrated circuit, at the ends of the sections of memory cells.
Claim 21
Dependent Claim
41 words
The memory of claim 17 , wherein all the circuits of exploitation of the memory cells, except for the column decoding amplifiers, are housed on a single side of the integrated circuit, at one end of the sections of memory cells.
Claim 22
Dependent Claim
20 words
The memory of claim 19 , wherein all memory input-output buses are on a same side of the integrated circuit.
Claim 23
Dependent Claim
42 words
The memory of claim 12 , wherein the number of rows of memory cells per memory section is chosen to respect a signal-to-noise ratio in the read mode which is greater than {fraction (1/10)} at the input of the column decoding amplifiers.
Claim 24
Dependent Claim
30 words
The memory of claim 12 , wherein each column decoding amplifier is directly connected to a local bit line interconnecting one or more of the memory cells of a section.
Claim 25
Dependent Claim
47 words
An integrated circuit memory comprising: an array of memory cells divided into at least two sections; at least one row of column decoding amplifiers located between sections of memory cells; the respective outputs of the column decoding amplifiers being connected by column with a decoded bit line.
Claim 26
Dependent Claim
47 words
An integrated circuit memory comprising: an array of memory cells divided into at least two sections; at least one row of column decoding amplifiers located between sections of memory cells; the respective outputs of the column decoding amplifiers being connected by column with a decoded bit line.
Claim 27
Dependent Claim
28 words
The memory of claim 23 , wherein each column decoding amplifier is directly connected to at least one local bit line interconnecting the memory cells of a section.
Claim 28
Dependent Claim
50 words
The memory of claim 23 , wherein each memory cell is formed of a transistor associated with a storage capacitor, and wherein each column decoding amplifier is directly connected to at least one local bit line interconnecting the respective drains of the transistors of the memory cells of a section.
References Cited (Backward Citations)
US5097440A
Cited
US5361223A
Cited
US5499215A
Cited
EP0771006A2
Cited
US5838604A
Cited
US5966338A
Cited
US5949732A
Cited
US5940329A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-04-15 | 2005-10-15 | 2006-04-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-04-15 | 2009-10-15 | 2010-04-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-04-15 | 2013-10-15 | 2014-04-16 | $7700.00 | Window Closed / Lapsed |