US6463110B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Timing synchronization in a communication device
Assignee: Google Technology Holdings LLC
•
Filing: 2001-03-21
•
Granted: 2002-10-08
•
Expires: 2021-03-21
Abstract
Abstract A method for performing timing synchronization between digital input data and a system clock in a communication device includes providing a system clock rate that is higher than a data clock rate and sampling the input data at intervals in the system clock periods within the data clock period. The method includes adjusting the timing between the digital input data and the system clock by either shortening the number of system clock periods and sampling intervals, or lengthening the number of system clock periods and sampling the input data at normal intervals and providing data insertion to fill one of the extra system clock periods, such that more data samples are provided in the data clock period.
Inventors
- 👤 William J. Rinderknecht
- 👤 Anthony R. Schooler
- 👤 Kevin M. Andrews
- 👤 Yun Kim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 12:24
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/0016; H04L7/002; H04L7/0029; H03; H03H; H03H17/00; H03H17/02; H03H17/0283; H03H17/0286; H03H17/0294; H03H17/06; H03H17/0223; H03H2017/0245; H03H2218/00; H03H2218/12
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
225 words
A method for performing timing synchronization between digital input data and a system clock in a communication device, the method comprising the steps of: (a) providing a system clock rate that is higher than a data clock rate, the system clock providing a plurality of system clock periods per one data clock period; (b) sampling the input data at intervals in the system clock periods within the data clock period; (c) adjusting the timing between the digital input data and the system clock such that (d) advancing the timing of the input data in relation to the system clock includes the substeps of: (d 1 ) shortening the number of system clock periods in relation to the data clock period, and shortening the sampling intervals; (d 2 ) sampling the input data at the shortened intervals defined in the previous step, and (e) delaying the timing of the input data in relation to the system clock includes the substeps of: (e 1 ) lengthening the number of system clock periods in relation to the data clock period; (e 2 ) sampling the input data at normal intervals and performing an extra data insertion to fill one of the extra system clock periods, such that more samples are provided in the data clock period; and (f) outputting the sampled input data for the data clock period.
Claim 2
Independent Claim
225 words
A method for performing timing synchronization between digital input data and a system clock in a communication device, the method comprising the steps of: (a) providing a system clock rate that is higher than a data clock rate, the system clock providing a plurality of system clock periods per one data clock period; (b) sampling the input data at intervals in the system clock periods within the data clock period; (c) adjusting the timing between the digital input data and the system clock such that (d) advancing the timing of the input data in relation to the system clock includes the substeps of: (d 1 ) shortening the number of system clock periods in relation to the data clock period, and shortening the sampling intervals; (d 2 ) sampling the input data at the shortened intervals defined in the previous step, and (e) delaying the timing of the input data in relation to the system clock includes the substeps of: (e 1 ) lengthening the number of system clock periods in relation to the data clock period; (e 2 ) sampling the input data at normal intervals and performing an extra data insertion to fill one of the extra system clock periods, such that more samples are provided in the data clock period; and (f) outputting the sampled input data for the data clock period.
Claim 3
Dependent Claim
48 words
The method of claim 1 , wherein the sampling steps (d 2 ) and (e 2 ) provide more than one data sample per data clock period, and further comprising the step (g) of interpolating the data samples from the outputting step (f) to smooth the output data.
Claim 4
Dependent Claim
34 words
The method of claim 2 , further comprising the step of filtering (g) the data samples from the outputting step (f) by aligning and multiplying the data samples with coefficients of a finite-impulse-response filter.
Claim 5
Dependent Claim
26 words
The method of claim 3 , wherein the coefficients in the aligning and multiplying step are truncated to remove the least significant coefficients, thereby saving calculations.
Claim 6
Dependent Claim
26 words
The method of claim 1 , wherein the adjusting step (c) includes adjusting the timing synchronization within a range between ±½ of a data clock period.
Claim 7
Dependent Claim
22 words
The method of claim 1 , wherein the adjusting step (c) includes adjusting the tirning synchronization ±¼ of a data clock period.
Claim 8
Dependent Claim
30 words
The method of claim 1 , wherein the sampling steps (a), (d 2 ), (e 2 ) include sampling the input data at periodic intervals in the system clock periods.
Claim 9
Independent Claim
241 words
A method for performing timing synchronization between digital input data and a system clock in a communication device, the method comprising the steps of: (a) providing a system clock rate that is higher than a data clock rate, the system clock providing a plurality of system clock periods per one data clock period; (b) sampling the input data at periodic intervals in the system clock periods within the data clock period; (c) adjusting the timing between the digital input data and the system clock such that (d) advancing the timing of the input data in relation to the system clock includes the substeps of: (d 1 ) shortening the number of system clock periods in relation to the data clock period, and shortening the sampling intervals; (d 2 ) sampling the input data at the shortened intervals defined in the previous step, and (e) delaying the timing of the input data in relation to the system clock includes the substeps of: (e 1 ) lengthening the number of system clock periods in relation to the data clock period; (e 2 ) sampling the input data at normal intervals and performing an extra data insertion to fill one of the extra system clock periods, such that more data samples are provided in the data clock period; (f) outputting the sampled input data for the data clock period; and (g) interpolating the data samples from the previous step to smooth the output data.
Claim 10
Independent Claim
241 words
A method for performing timing synchronization between digital input data and a system clock in a communication device, the method comprising the steps of: (a) providing a system clock rate that is higher than a data clock rate, the system clock providing a plurality of system clock periods per one data clock period; (b) sampling the input data at periodic intervals in the system clock periods within the data clock period; (c) adjusting the timing between the digital input data and the system clock such that (d) advancing the timing of the input data in relation to the system clock includes the substeps of: (d 1 ) shortening the number of system clock periods in relation to the data clock period, and shortening the sampling intervals; (d 2 ) sampling the input data at the shortened intervals defined in the previous step, and (e) delaying the timing of the input data in relation to the system clock includes the substeps of: (e 1 ) lengthening the number of system clock periods in relation to the data clock period; (e 2 ) sampling the input data at normal intervals and performing an extra data insertion to fill one of the extra system clock periods, such that more data samples are provided in the data clock period; (f) outputting the sampled input data for the data clock period; and (g) interpolating the data samples from the previous step to smooth the output data.
Claim 11
Dependent Claim
24 words
The method of claim 8 , wherein the interpolating step includes aligning and multiplying the data samples with coefficients of a finite-impulse-response interpolation filter.
Claim 12
Dependent Claim
26 words
The method of claim 9 , wherein the coefficients in the aligning and multiplying step are truncated to remove the least significant coefficients, thereby saving calculations.
Claim 13
Dependent Claim
22 words
The method of claim 8 , wherein the adjusting step (c) includes adjusting the timing synchronization ±¼ of a data clock period.
Claim 14
Independent Claim
284 words
An apparatus to provide timing synchronization of digital input data in a communication device, the apparatus comprising: a system clock that has a system clock rate that is higher than a data clock rate of the digital input data, the system clock providing a plurality of system clock periods per one data clock period; a first filter coupled with the system clock, the first filter samples the input data at intervals of the system clock periods and increases the sample rate of the input data by performing data insertion, the first filter operates on the resultant data with a first set of filter coefficients to provide an output; and a second filter coupled with the system clock, the second filter increases the sample rate of the output from the first filter, the second filter samples data and provides data insertion dependent on a desired timing adjust, wherein when a timing advance is desired, the first filter shortens the number of system clock periods in relation to the data clock period, and shortens the sampling intervals, and wherein the second filter samples the data output from the first filter with a reduced number of data insertion periods and operates on the resultant data with a second set of filter coefficients, and when a timing delay is desired, the first filter lengthens the number of system clock periods in relation to the data clock period, and performs an extra data insertion to fill one of the extra system clock periods, such that more samples are output in the data clock period, and wherein the second filter obtains the output from the first filter and operates on the resultant data with a second set of filter coefficients.
Claim 15
Independent Claim
284 words
An apparatus to provide timing synchronization of digital input data in a communication device, the apparatus comprising: a system clock that has a system clock rate that is higher than a data clock rate of the digital input data, the system clock providing a plurality of system clock periods per one data clock period; a first filter coupled with the system clock, the first filter samples the input data at intervals of the system clock periods and increases the sample rate of the input data by performing data insertion, the first filter operates on the resultant data with a first set of filter coefficients to provide an output; and a second filter coupled with the system clock, the second filter increases the sample rate of the output from the first filter, the second filter samples data and provides data insertion dependent on a desired timing adjust, wherein when a timing advance is desired, the first filter shortens the number of system clock periods in relation to the data clock period, and shortens the sampling intervals, and wherein the second filter samples the data output from the first filter with a reduced number of data insertion periods and operates on the resultant data with a second set of filter coefficients, and when a timing delay is desired, the first filter lengthens the number of system clock periods in relation to the data clock period, and performs an extra data insertion to fill one of the extra system clock periods, such that more samples are output in the data clock period, and wherein the second filter obtains the output from the first filter and operates on the resultant data with a second set of filter coefficients.
Claim 16
Dependent Claim
35 words
The apparatus of claim 12 , wherein the first filter is a pulse shaping filter, and the second filter is a finite-impulse-response interpolation filter, wherein the interpolation filter interpolates the data to smooth the results.
Claim 17
Dependent Claim
27 words
The apparatus of claim 12 , wherein the second filter is a finite-impulse-response interpolation filter that aligns and multiplies the data samples with the second filter coefficients.
Claim 18
Dependent Claim
22 words
The apparatus of claim 14 , wherein the second filter coefficients are truncated to remove the least significant coefficients, thereby saving calculations.
Claim 19
Dependent Claim
24 words
The apparatus of claim 12 , wherein the apparatus is a timing filter that adjusts the timing synchronization ±¼ of a data clock period.
Claim 20
Dependent Claim
294 words
A timing filter that provides timing synchronization of digital input data in a communication device, the apparatus comprising: a system clock that has a system clock rate that is higher than a data clock rate of the digital input data, the system clock providing a plurality of system clock periods per one data clock period; a first filter coupled with the system clock, the first filter samples the input data at periodic intervals of the system clock periods and increases the sample rate of the input data by performing data insertion, the first filter operates on the resultant data with a first set of filter coefficients to provide an output; and an interpolation filter coupled with the system clock, the interpolation filter samples the output from the first filter, the interpolation filter samples data and provides data insertion dependent on a desired timing adjust, wherein when a timing advance is desired, the first filter shortens the number of system clock periods in relation to the data clock period, and shortens the sampling intervals, and wherein the interpolation filter samples the data output from the first filter with a reduced number of data insertion periods and operates on the resultant data with a second set of filter coefficients and interpolates to smooth the results, and when a timing delay is desired, the first filter lengthens the number of system clock periods in relation to the data clock period, and performs an additional data insertion to fill one of the extra system clock periods, such that more data samples are output in the data clock period, and wherein the interpolation filter obtains the output from the first filter and operates on the output with a second set of filter coefficients and interpolates to smooth the results.
Claim 21
Dependent Claim
294 words
A timing filter that provides timing synchronization of digital input data in a communication device, the apparatus comprising: a system clock that has a system clock rate that is higher than a data clock rate of the digital input data, the system clock providing a plurality of system clock periods per one data clock period; a first filter coupled with the system clock, the first filter samples the input data at periodic intervals of the system clock periods and increases the sample rate of the input data by performing data insertion, the first filter operates on the resultant data with a first set of filter coefficients to provide an output; and an interpolation filter coupled with the system clock, the interpolation filter samples the output from the first filter, the interpolation filter samples data and provides data insertion dependent on a desired timing adjust, wherein when a timing advance is desired, the first filter shortens the number of system clock periods in relation to the data clock period, and shortens the sampling intervals, and wherein the interpolation filter samples the data output from the first filter with a reduced number of data insertion periods and operates on the resultant data with a second set of filter coefficients and interpolates to smooth the results, and when a timing delay is desired, the first filter lengthens the number of system clock periods in relation to the data clock period, and performs an additional data insertion to fill one of the extra system clock periods, such that more data samples are output in the data clock period, and wherein the interpolation filter obtains the output from the first filter and operates on the output with a second set of filter coefficients and interpolates to smooth the results.
Claim 22
Dependent Claim
23 words
The timing filter of claim 17 , wherein the second filter coefficients are truncated to remove the least significant coefficients, thereby saving calculations.
Claim 23
Dependent Claim
25 words
The timing filter of claim 17 , wherein the apparatus is a timing filter that adjusts the timing synchronization ±¼ of a data clock period.
Claim 24
Dependent Claim
49 words
The timing filter of claim 17 , wherein the first filter is a pulse shaping filter, and further comprising another interpolation filter cascaded with the interpolation filter, the another interpolation filter performing a similar function as the interpolation filter and allows a further size reduction in the first filter.
References Cited (Backward Citations)
US4905101A
Cited
US5375146A
Cited
EP0654914A2
Cited
US5651035A
Cited
US5838744A
Cited
US6380983B1
Cited
US6317765B1
Cited
WO2000038344A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-10-07 | 2006-04-08 | 2006-10-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-10-07 | 2010-04-08 | 2010-10-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-10-07 | 2014-04-08 | 2014-10-08 | $7700.00 | Window Closed / Lapsed |