US6681282B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Online control of a multiprocessor computer system
Assignee: Hewlett Packard Development Co LP
•
Filing: 2000-08-31
•
Granted: 2004-01-20
•
Expires: 2020-08-31
Abstract
Abstract A control system using microprocessors for communicating through a LAN to control operation of processors and input and output subsystems (IO system) of a multi-processor computer system. Each processor includes memory, and an IO system comprising a plurality of busses. The processors are cabled together in a mesh arrangement so that messages can be transferred between any of the processors and delivered to memory associated with the destination processor, or an IO system associated with the destination processor, etc. The processors and IO system are mounted in a rack, and an IO system is associated with each processor. A rack may be hot swapped. In hot swapping, the microprocessor control system computes new routing tables for messages through the new cabling arrangement. Microprocessors, IO devices, and processor boards may be hot swapped.
Inventors
- 👤 David Golden
- 👤 Darrel Donaldson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 23:20
CPC Classifications
H; H04; H04L; H04L69/00; H04L69/40; Y; Y10; Y10S; Y10S370/00; Y10S370/908
Claims Analysis
Total Claims: 52
Claim 1
Independent Claim
143 words
A multiprocessor computer system comprising: a first plurality of processors interconnected so that they can share memory; a plurality of microprocessors, one of said microprocessors associated with one or more processors of said plurality of processors; a microprocessor memory associated with each microprocessor of said plurality of microprocessors; a local area network through which said plurality of microprocessors communicate; a data structure stored in each microprocessor memory of said plurality of microprocessors, said data structure giving coordinates and status of each of said processors; and, a process executing in each of said microprocessors, said process communicating with other microprocessors through said local area network, and in response to said data structure said process controlling said multiprocessor computer system to enable changes in said multiprocessor computer system to be made without halting execution of a second plurality of processors of said multiprocessor computer system.
Claim 2
Dependent Claim
143 words
A multiprocessor computer system comprising: a first plurality of processors interconnected so that they can share memory; a plurality of microprocessors, one of said microprocessors associated with one or more processors of said plurality of processors; a microprocessor memory associated with each microprocessor of said plurality of microprocessors; a local area network through which said plurality of microprocessors communicate; a data structure stored in each microprocessor memory of said plurality of microprocessors, said data structure giving coordinates and status of each of said processors; and, a process executing in each of said microprocessors, said process communicating with other microprocessors through said local area network, and in response to said data structure said process controlling said multiprocessor computer system to enable changes in said multiprocessor computer system to be made without halting execution of a second plurality of processors of said multiprocessor computer system.
Claim 3
Dependent Claim
20 words
The apparatus as in claim 1 further comprising: said change is a processor being removed from said multiprocessor computer system.
Claim 4
Dependent Claim
20 words
The apparatus as in claim 1 further comprising: said change is a processor being added to said multiprocessor computer system.
Claim 5
Dependent Claim
19 words
The apparatus as in claim 1 further comprising: said change is a microprocessor being removed from said multiprocessor system.
Claim 6
Dependent Claim
19 words
The apparatus as in claim 1 further comprising: said change is a microprocessor being added to said multiprocessor system.
Claim 7
Dependent Claim
22 words
The apparatus of claim 1 further comprising: said second plurality of processors are members of a partition of said plurality of processors.
Claim 8
Dependent Claim
103 words
The apparatus of claim 1 further comprising: a management computer communicating through said local area network with said microprocessors, said management computer having an input device such as a keyboard and mouse for entering commands to said plurality of microprocessors to modify said data structure in order to establish the processors belonging to a partition, said multiprocessor computer system supporting a plurality of said partitions; and, a process executing in said management computer for entry of data to said data structure upon the addition of a processor to said multiprocessor computer system to establish a partition to which said added processor is assigned.
Claim 9
Dependent Claim
98 words
The apparatus as in claim 1 further comprising: an input/output (IO) subsystem associated with selected processors of said plurality of processors; an IO microprocessor associated with each said IO subsystem, said IO microprocessor communicating with said microprocessors through said local area network, each said IO microprocessor having an IO microprocessor memory holding a copy of said data structure; and, a process executing in said IO microprocessor, said process responsive to said data structure, said process enabling addition of said input/output subsystem to said multiprocessor computer system without interruption of execution of said processor of said multiprocessor computer system.
Claim 10
Dependent Claim
100 words
The apparatus as in claim 1 further comprising: an input/output (IO) subsystem associated with selected processors of said plurality of processors; an IO microprocessor associated with each said IO subsystem, said IO microprocessor communicating with said microprocessors through said local area network, each said IO microprocessor having an IO microprocessor memory holding a copy of said data structure associated therewith; and, a process executing in said IO microprocessor, said process responsive to said data structure, said process enabling removal of said input/output subsystem from said multiprocessor computer system without interruption of execution of said processors of said multiprocessor computer system.
Claim 11
Independent Claim
145 words
A method for operating a multiprocessor computer system, comprising: interconnecting a first plurality of processors so that they can share memory; associating a microprocessor with one or more processors of said plurality of processors, said microprocessors forming a plurality of microprocessors, a microprocessor memory associated with each said microprocessor; establishing communication between said plurality of microprocessors through a local area network; storing a data structure in each microprocessor memory of said plurality of microprocessors, said data structure giving coordinates and status of each of said processors; and, executing a process in each of said microprocessors, said process communicating with other microprocessors through said local area network, and in response to said data structure said process controlling said multiprocessor computer system to enable changes in said multiprocessor computer system to be made without halting execution of a second plurality of processors of said multiprocessor computer system.
Claim 12
Independent Claim
145 words
A method for operating a multiprocessor computer system, comprising: interconnecting a first plurality of processors so that they can share memory; associating a microprocessor with one or more processors of said plurality of processors, said microprocessors forming a plurality of microprocessors, a microprocessor memory associated with each said microprocessor; establishing communication between said plurality of microprocessors through a local area network; storing a data structure in each microprocessor memory of said plurality of microprocessors, said data structure giving coordinates and status of each of said processors; and, executing a process in each of said microprocessors, said process communicating with other microprocessors through said local area network, and in response to said data structure said process controlling said multiprocessor computer system to enable changes in said multiprocessor computer system to be made without halting execution of a second plurality of processors of said multiprocessor computer system.
Claim 13
Dependent Claim
21 words
The method of claim 10 , further comprising: establishing said change as a processor being removed from said multiprocessor computer system.
Claim 14
Dependent Claim
21 words
The method of claim 10 , further comprising: establishing said change as a processor being added to said multiprocessor computer system.
Claim 15
Dependent Claim
20 words
The method of claim 10 , further comprising: establishing said change as a microprocessor being removed from said multiprocessor system.
Claim 16
Dependent Claim
20 words
The method of claim 10 , further comprising: establishing said change as a microprocessor being added to said multiprocessor system.
Claim 17
Dependent Claim
24 words
The method of claim 10 , further comprising: establishing said second plurality of processors as members of a partition of said plurality of processors.
Claim 18
Dependent Claim
103 words
The method of claim 10 , further comprising: communicating by a management computer through said local area network with said microprocessors, said management computer having an input device such as a keyboard and mouse for entering commands to said plurality of microprocessors to modify said data structure in order to establish the processors belonging to a partition, said multiprocessor computer system supporting a plurality of said partitions; and, establishing a partition to which said added processor is assigned by a process executing in said management computer, said establishing a partition in response to data entered into said data structure through said management computer.
Claim 19
Dependent Claim
99 words
The method of claim 10 , further comprising: associating an input/output (IO) subsystem with selected processors of said plurality of processors; associating an IO microprocessor with each said IO subsystem, said IO microprocessor communicating with said microprocessors through said local area network, each said IO microprocessor having an IO microprocessor memory holding a copy of said data structure; and, adding an input/output subsystem to said multiprocessor computer system without interruption of execution of said processors of said multiprocessor computer system by a process executing in said IO microprocessors, said process assisting said adding in response to said data structure.
Claim 20
Dependent Claim
99 words
The method of claim 10 , further comprising: associating an input/output (IO) subsystem with selected processors of said plurality of processors; associating an IO microprocessor with each said IO subsystem, said IO microprocessor communicating with said microprocessors through said local area network, each said IO microprocessor having an IO microprocessor memory holding a copy of said data structure; and, removing an input/output subsystem to said multiprocessor computer system without interruption of execution of said processors of said multiprocessor computer system by a process executing in said IO microprocessors, said process assisting said removing in response to said data structure.
Claim 21
Dependent Claim
90 words
A multiprocessor computer system comprising: a first plurality of processors; a plurality of microprocessors, one of said microprocessors associated with one or more processors of said plurality of processors; a local area network through which said plurality of microprocessors communicate; and, a process executing in each of said microprocessors, said process communicating with other microprocessors through said local area network, and said process controlling said multiprocessor computer system to enable changes in said multiprocessor computer system to be made without halting execution of other processors of said multiprocessor computer system.
Claim 22
Dependent Claim
90 words
A multiprocessor computer system comprising: a first plurality of processors; a plurality of microprocessors, one of said microprocessors associated with one or more processors of said plurality of processors; a local area network through which said plurality of microprocessors communicate; and, a process executing in each of said microprocessors, said process communicating with other microprocessors through said local area network, and said process controlling said multiprocessor computer system to enable changes in said multiprocessor computer system to be made without halting execution of other processors of said multiprocessor computer system.
Claim 23
Dependent Claim
77 words
The apparatus as in claim 19 wherein said first plurality of processors are interconnected so that they can share memory, and wherein said apparatus further comprises: a microprocessor memory associated with each microprocessor of said plurality of microprocessors; and a data structure stored in each microprocessor memory of said plurality of microprocessors, said data structure giving coordinates and status of each of said processors; said process controlling said multiprocessor computer system in response to said data structure.
Claim 24
Dependent Claim
20 words
The apparatus as in claim 19 further comprising: said change is a processor being removed from said multiprocessor computer system.
Claim 25
Dependent Claim
20 words
The apparatus as in claim 19 further comprising: said change is a processor being added to said multiprocessor computer system.
Claim 26
Dependent Claim
19 words
The apparatus as in claim 19 further comprising: said change is a microprocessor being removed from said multiprocessor system.
Claim 27
Dependent Claim
19 words
The apparatus as in claim 19 further comprising: said change is a microprocessor being added to said multiprocessor system.
Claim 28
Dependent Claim
22 words
The apparatus of claim 19 further comprising: said second plurality of processors are members of a partition of said plurality of processors.
Claim 29
Dependent Claim
103 words
The apparatus of claim 19 further comprising: a management computer communicating through said local area network with said microprocessors, said management computer having an input device such as a keyboard and mouse for entering commands to said plurality of microprocessors to modify said data structure in order to establish the processors belonging to a partition, said multiprocessor computer system supporting a plurality of said partitions; and, a process executing in said management computer for entry of data to said data structure upon the addition of a processor to said multiprocessor computer system to establish a partition to which said added processor is assigned.
Claim 30
Dependent Claim
98 words
The apparatus as in claim 19 further comprising: an input/output (IO) subsystem associated with selected processors of said plurality of processors; an IO microprocessor associated with each said IO subsystem, said IO microprocessor communicating with said microprocessors through said local area network, each said IO microprocessor having an IO microprocessor memory holding a copy of said data structure; and, a process executing in said IO microprocessor, said process responsive to said data structure, said process enabling addition of said input/output subsystem to said multiprocessor computer system without interruption of execution of said processor of said multiprocessor computer system.
Claim 31
Dependent Claim
100 words
The apparatus as in claim 19 further comprising: an input/output (IO) subsystem associated with selected processors of said plurality of processors; an IO microprocessor associated with each said IO subsystem, said IO microprocessor communicating with said microprocessors through said local area network, each said IO microprocessor having an IO microprocessor memory holding a copy of said data structure associated therewith; and, a process executing in said IO microprocessor, said process responsive to said data structure, said process enabling removal of said input/output subsystem from said multiprocessor computer system without interruption of execution of said processors of said multiprocessor computer system.
Claim 32
Independent Claim
97 words
A method for operating a multiprocessor computer system, comprising: interconnecting a first plurality of processors; associating a microprocessor with one or more processors of said plurality of processors, said microprocessors forming a plurality of microprocessors; establishing communication between said plurality of microprocessors through a local area network; and, executing a process in each of said microprocessors, said process communicating with other microprocessors through said local area network, and said process controlling said multiprocessor computer system to enable changes in said multiprocessor computer system to be made without halting execution of other processors of said multiprocessor computer system.
Claim 33
Independent Claim
97 words
A method for operating a multiprocessor computer system, comprising: interconnecting a first plurality of processors; associating a microprocessor with one or more processors of said plurality of processors, said microprocessors forming a plurality of microprocessors; establishing communication between said plurality of microprocessors through a local area network; and, executing a process in each of said microprocessors, said process communicating with other microprocessors through said local area network, and said process controlling said multiprocessor computer system to enable changes in said multiprocessor computer system to be made without halting execution of other processors of said multiprocessor computer system.
Claim 34
Dependent Claim
77 words
The method of claim 29 , wherein said first plurality of processors are interconnected so that they can share memory, and wherein said method further comprises: associating a microprocessor memory with each microprocessor of said plurality of microprocessors; and storing a data structure in each microprocessor memory of said plurality of microprocessors, said data structure giving coordinates and status of each of said processors; said process controlling said multiprocessor computer system in response to said data structure.
Claim 35
Dependent Claim
21 words
The method of claim 29 , further comprising: establishing said change as a processor being removed from said multiprocessor computer system.
Claim 36
Dependent Claim
21 words
The method of claim 29 , further comprising: establishing said change as a processor being added to said multiprocessor computer system.
Claim 37
Dependent Claim
20 words
The method of claim 29 , further comprising: establishing said change as a microprocessor being removed from said multiprocessor system.
Claim 38
Dependent Claim
20 words
The method of claim 29 , further comprising: establishing said change as a microprocessor being added to said multiprocessor system.
Claim 39
Dependent Claim
24 words
The method of claim 29 , further comprising: establishing said second plurality of processors as members of a partition of said plurality of processors.
Claim 40
Dependent Claim
103 words
The method of claim 29 , further comprising: communicating by a management computer through said local area network with said microprocessors, said management computer having an input device such as a keyboard and mouse for entering commands to said plurality of microprocessors to modify said data structure in order to establish the processors belonging to a partition, said multiprocessor computer system supporting a plurality of said partitions; and, establishing a partition to which said added processor is assigned by a process executing in said management computer, said establishing a partition in response to data entered into said data structure through said management computer.
Claim 41
Dependent Claim
99 words
The method of claim 29 , further comprising: associating an input/output (IO) subsystem with selected processors of said plurality of processors; associating an IO microprocessor with each said IO subsystem, said IO microprocessor communicating with said microprocessors through said local area network, each said IO microprocessor having an IO microprocessor memory holding a copy of said data structure; and, adding an input/output subsystem to said multiprocessor computer system without interruption of execution of said processors of said multiprocessor computer system by a process executing in said IO microprocessors, said process assisting said adding in response to said data structure.
Claim 42
Dependent Claim
99 words
The method of claim 29 , further comprising: associating an input/output (IO) subsystem with selected processors of said plurality of processors; associating an IO microprocessor with each said IO subsystem, said IO microprocessor communicating with said microprocessors through said local area network, each said IO microprocessor having an IO microprocessor memory holding a copy of said data structure; and, removing an input/output subsystem to said multiprocessor computer system without interruption of execution of said processors of said multiprocessor computer system by a process executing in said IO microprocessors, said process assisting said removing in response to said data structure.
Claim 43
Dependent Claim
151 words
A multiprocessor computer system, comprising: means for interconnecting a first plurality of processors so that they can share memory; means for associating a microprocessor with one or more processors of said plurality of processors, said microprocessors forming a plurality of microprocessors, a microprocessor memory associated with each said microprocessor; means for establishing communication between said plurality of microprocessors through a local area network; means for storing a data structure in each microprocessor memory of said plurality of microprocessors, said data structure giving coordinates and status of each of said processors; and, means for executing a process in each of said microprocessors, said process communicating with other microprocessors through said local area network, and in response to said data structure said process controlling said multiprocessor computer system to enable changes in said multiprocessor computer system to be made without halting execution of a second plurality of processors of said multiprocessor computer system.
Claim 44
Dependent Claim
151 words
A multiprocessor computer system, comprising: means for interconnecting a first plurality of processors so that they can share memory; means for associating a microprocessor with one or more processors of said plurality of processors, said microprocessors forming a plurality of microprocessors, a microprocessor memory associated with each said microprocessor; means for establishing communication between said plurality of microprocessors through a local area network; means for storing a data structure in each microprocessor memory of said plurality of microprocessors, said data structure giving coordinates and status of each of said processors; and, means for executing a process in each of said microprocessors, said process communicating with other microprocessors through said local area network, and in response to said data structure said process controlling said multiprocessor computer system to enable changes in said multiprocessor computer system to be made without halting execution of a second plurality of processors of said multiprocessor computer system.
Claim 45
Dependent Claim
23 words
The apparatus of claim 39 , further comprising: means for establishing said change as a processor being removed from said multiprocessor computer system.
Claim 46
Dependent Claim
23 words
The apparatus of claim 39 , further comprising: means for establishing said change as a processor being added to said multiprocessor computer system.
Claim 47
Dependent Claim
22 words
The apparatus of claim 39 , further comprising: means for establishing said change as a microprocessor being removed from said multiprocessor system.
Claim 48
Dependent Claim
22 words
The apparatus of claim 39 , further comprising: means for establishing said change as a microprocessor being added to said multiprocessor system.
Claim 49
Dependent Claim
26 words
The apparatus of claim 39 , further comprising: means for establishing said second plurality of processors as members of a partition of said plurality of processors.
Claim 50
Dependent Claim
107 words
The apparatus of claim 39 , further comprising: means for communicating by a management computer through said local area network with said microprocessors, said management computer having an input device such as a keyboard and mouse for entering commands to said plurality of microprocessors. to modify said data structure in order to establish the processors belonging to a partition, said multiprocessor computer system supporting a plurality of said partitions; and, means for establishing a partition to which said added processor is assigned by a process executing in said management computer, said establishing a partition in response to data entered into said data structure through said management computer.
Claim 51
Dependent Claim
105 words
The apparatus of claim 39 , further comprising: means for associating an input/output (IO) subsystem with selected processors of said plurality of processors; means for associating an IO microprocessor with each said IO subsystem, said IO microprocessor communicating with said microprocessors through said local area network, each said IO microprocessor having an IO microprocessor memory holding a copy of said data structure; and, means for adding an input/output subsystem to said multiprocessor computer system without interruption of execution of said processors of said multiprocessor computer system by a process executing in said IO microprocessors, said process assisting said adding in response to said data structure.
Claim 52
Dependent Claim
105 words
The apparatus of claim 39 , further comprising: means for associating an input/output (IO) subsystem with selected processors of said plurality of processors; means for associating an IO microprocessor with each said IO subsystem, said IO microprocessor communicating with said microprocessors through said local area network, each said IO microprocessor having an IO microprocessor memory holding a copy of said data structure; and, means for removing an input/output subsystem to said multiprocessor computer system without interruption of execution of said processors of said multiprocessor computer system by a process executing in said IO microprocessors, said process assisting said removing in response to said data structure.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2007-01-19 | 2007-07-21 | 2008-01-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2011-01-19 | 2011-07-21 | 2012-01-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2015-01-19 | 2015-07-21 | 2016-01-20 | $7700.00 | Window Closed / Lapsed |