Patent EP0269199A2 successfully refreshed from Google Patents.
EP0269199A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Sampling clock pulse generator for image display units
Assignee: Mitsubishi Electric Corp
•
Filing: 1987-06-18
•
Granted: —
•
Expires: 2007-06-18
Abstract
Abstract A sampling clock Pulse generator comprises a basic clock pulse generator 1 which prepares a basic clock pulse 12 having an oscillation frequency of an interger multiple of a dot frequency of a display data signal. The generator also comprises a horizontal synchronous signal detector 2 which converts a horizontal synchronous signal 11 to a pulse synchronous with the basic clock, and a dot clock pulse generator 3 which divides the basic clock pulse 12 into clock pulses 14, each having a dot frequency of the display data signal, by establishing an output 13 of the horizontal synchronous signal detector 2 as a synchronous reset signal, so that the display data signal is sampled by the output of the dot clock pulse generator 3.
Inventors
- 👤 Kazuo C/O Mitsubishi Denki K.K. Yoshioka
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-01 13:55
CPC Classifications
G; G09; G09G; G09G5/00; G09G5/003; G09G5/006; G09G5/008; G09G3/00; G09G3/20; G09G3/2092; G09G2360/00; G09G2360/18; G09G3/34; G09G3/36; G09G3/3611
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
138 words
A sampling clock pulse generator for image display units which generates a clock pulse for sampling a display data signal received from a device of preparing image informations so as to be used in an image display unit, comprising: a basic clock pulse generator for preparing a basic clock pulse having an oscillating frequency of an interger multiple of a dot frequency of the display data signal received by said image display unit, a horizontal synchronous signal detector for converting a horizontal synchronous signal received from said device of preparing image information to a pulse synchronous with an output of said basic clock pulse generator, and a dot clock pulse generator for dividing said basic clock pulse synchronously with an output of said horizontal synchronous signal detector, and for supplying a clock pulse for sampling said display data.
Claim 2
Dependent Claim
138 words
A sampling clock pulse generator for image display units which generates a clock pulse for sampling a display data signal received from a device of preparing image informations so as to be used in an image display unit, comprising: a basic clock pulse generator for preparing a basic clock pulse having an oscillating frequency of an interger multiple of a dot frequency of the display data signal received by said image display unit, a horizontal synchronous signal detector for converting a horizontal synchronous signal received from said device of preparing image information to a pulse synchronous with an output of said basic clock pulse generator, and a dot clock pulse generator for dividing said basic clock pulse synchronously with an output of said horizontal synchronous signal detector, and for supplying a clock pulse for sampling said display data.
Claim 3
Dependent Claim
30 words
A sampling clock pulse generator according to Claim 1, wherein said horizontal synchronous signal detector differentiates said horizontal synchronous signal by the clock pulse from said basic clock pulse generator.
Claim 4
Dependent Claim
37 words
A sampling clock pulse generator according to Claim 2, wherein said horizontal synchronous signal is converted to a pulse which is synchronous with said basic clock pulse and corresponding to one period of said basic clock pulse.
Claim 5
Dependent Claim
94 words
A sampling clock pulse generator according to Claim 1, wherein said horizontal synchronous signal detector comprises a first D-flip-flop having an input terminal to which said horizontal synchronous signal is inputted and a trigger terminal to which said basic clock pulse is inputted, a second D-flip-flop having an input terminal to which an output of said frist D-flip-flop is inputted and a trigger terminal to which said basic clock pulse is inputted, and a NAND gate to which an output of said second D-flip-flop and a negative output of said first D-flip-flop are inputted.
Claim 6
Dependent Claim
72 words
A sampling clock pulse generator according to Claim 1, wherein said dot clock pulse generator includes a counter having synchronous reset function, so that said basic clock pulse is inputted to a clock input terminal of the counter, an output of said horizontal synchronous signal detector is inputted to a reset input terminal, and a dot clock pulse having a frequency equal to said dot frequency is sent from an output terminal.
Claim 7
Dependent Claim
19 words
A sampling clock pulse generator according to Claim 1, wherein said basic clock pulse generator includes a crystal oscillator.
Claim 8
Dependent Claim
68 words
A sampling clock pulse generator according to Claim 1, wherein said device of preparing image informations digitally processes display data, a display screen of said image display unit is flat, the sampling clock pulse generator is provided in a signal processing section of said image display unit, so that the clock pulse for sampling is sent to a display data sampling section provided in said signal processing section.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.